Semiconductor device and electronic device

ABSTRACT

An object is to shorten the time for rewriting data in memory cells. A memory module includes a first memory cell, a second memory cell, a selection transistor, and a wiring WBL 1 . The first memory cell includes a first memory node. The second memory cell includes a second memory node. One end of the first memory cell is electrically connected to the wiring WBL 1  through the selection transistor. The other end of the first memory cell is electrically connected to one end of the second memory cell. The other end of the second memory cell is electrically connected to the wiring WBL 1 . When the selection transistor is on, data in the first memory node is rewritten by a signal supplied through the selection transistor to the wiring WBL 1 . When the selection transistor is off, data in the first memory node is rewritten by a signal supplied through the second memory node to the wiring WBL 1.

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation of U.S. application Ser. No.16/699,899, filed Dec. 2, 2019, now allowed, which is a continuation ofU.S. application Ser. No. 16/017,539, filed Jun. 25, 2018, now U.S. Pat.No. 10,600,469, which claims the benefit of a foreign priorityapplication filed in Japan as Serial No. 2017-124314 on Jun. 26, 2017,all of which are incorporated by reference.

BACKGROUND OF THE INVENTION 1. Field of the Invention

One embodiment of the present invention relates to a semiconductordevice and an electronic device.

Note that one embodiment of the present invention is not limited to theabove technical field. The technical field of one embodiment of theinvention disclosed in this specification and the like relates to anobject, a method, or a manufacturing method. The present inventionrelates to a process, a machine, manufacture, or a composition ofmatter. In particular, one embodiment of the present invention relatesto a semiconductor device, a display device, a light-emitting device, apower storage device, a memory device, a driving method thereof, or amanufacturing method thereof.

In this specification and the like, a semiconductor device refers to anelement, a circuit, a device, or the like that can function by utilizingsemiconductor characteristics. An example of the semiconductor device isa semiconductor element such as a transistor or a diode. Another exampleof the semiconductor device is a circuit including a semiconductorelement. Another example of the semiconductor device is a deviceprovided with a circuit including a semiconductor element.

2. Description of the Related Art

Electronic devices including semiconductor devices, such as mobiledevices (e.g., smartphones, tablets, and e-book readers), personalcomputers, and servers are required to handle large volumes of data.Thus, semiconductor devices need a large memory capacity and fastprocessing time.

In recent years, the amount of data handled in the aforementionedelectronic devices has increased with an increasing number ofapplications that deal with high-resolution images, moving images,sound, and the like. Semiconductor devices with a large memory capacityhave been demanded accordingly. Patent Document 1 discloses asemiconductor device in which memory cells are stackedthree-dimensionally. In addition, a technique for reducing the size of acircuit included in a semiconductor device has been required to achievea semiconductor device with a large memory capacity without change inthe chip size of the semiconductor device.

PATENT DOCUMENT

Patent Document 1: Japanese Published Patent Application No. 2008-258458

SUMMARY OF THE INVENTION

An application that operates in an electronic device is required toeasily handle large volumes of data of images, sound, and the like onthe Internet or a network. An electronic device featuring portability,such as a mobile device, needs to accomplish lower power consumption toachieve longer-term use. An electronic device can employ a technique forreducing power, such as power gating; however, data that is being usedneeds to be saved to utilize a power reduction technique such as powergating.

For example, in a NAND flash memory known as a semiconductor device,data other than data at an address specified for data rewriting needs tobe updated. Thus, a NAND flash memory or the like takes much processingtime to write a large amount of data, and power consumption increases inaccordance with the amount of data.

In view of the above problems, an object of one embodiment of thepresent invention is to provide a memory device with a novel structure.Another object of one embodiment of the present invention is to providea memory device with a short rewrite time. Another object of oneembodiment of the present invention is to provide a memory device withlow power consumption.

Note that the description of these objects does not preclude theexistence of other objects. In one embodiment of the present invention,there is no need to achieve all these objects. Other objects will beapparent from and can be derived from the description of thespecification, the drawings, the claims, and the like.

Note that the objects of one embodiment of the present invention are notlimited to the above objects. The objects mentioned above do notpreclude the existence of other objects. The other objects are the onesthat are not described above and will be described below. The otherobjects will be apparent from and can be derived from the description ofthe specification, the drawings, and the like by those skilled in theart. One embodiment of the present invention is to solve at least one ofthe aforementioned objects and the other objects.

One embodiment of the present invention is a semiconductor deviceincluding a memory module. The memory module includes a first memorycell, a second memory cell, a selection transistor, and a first wiring.The first memory cell includes a first memory node. The second memorycell includes a second memory node. One end of the first memory cell iselectrically connected to the first wiring through the selectiontransistor. The other end of the first memory cell is electricallyconnected to one end of the second memory cell. The other end of thesecond memory cell is electrically connected to the first wiring. Eachof the first memory node and the second memory node has a function ofretaining a voltage as a signal. When the selection transistor is on,the first memory node is configured so that the retained voltage isrewritten through the selection transistor by a signal supplied to thefirst wiring, and the second memory node is configured so that theretained voltage is rewritten through the selection transistor and thefirst memory node by a signal supplied to the first wiring. When theselection transistor is off, the first memory node is configured so thatthe retained voltage is rewritten through the second memory node by asignal supplied to the first wiring, and the second memory node isconfigured so that the retained voltage is rewritten by a signalsupplied to the first wiring.

The semiconductor device according to the above embodiment is preferablyconfigured as follows. The memory module further includes a secondwiring, a third wiring, and a fourth wiring. The first memory cellfurther includes a first transistor and a first capacitor. The secondmemory cell further includes a second transistor and a second capacitor.The first memory node is formed by electrical connection between one ofa source and a drain of the first transistor and one electrode of thefirst capacitor. The second memory node is formed by electricalconnection between one of a source and a drain of the second transistorand one electrode of the second capacitor. One of a source and a drainof the selection transistor is electrically connected to the firstwiring. The other of the source and the drain of the selectiontransistor is electrically connected to the first memory node. A gate ofthe selection transistor is electrically connected to the fourth wiring.The other of the source and the drain of the first transistor iselectrically connected to the second memory node. A gate of the firsttransistor is electrically connected to the second wiring. The other ofthe source and the drain of the second transistor is electricallyconnected to the first wiring. A gate of the second transistor iselectrically connected to the third wiring.

The semiconductor device according to either of the above embodiments ispreferably configured as follows. The memory module further includes afifth wiring. The one end of the first memory cell is electricallyconnected to the fifth wiring through the selection transistor. When theselection transistor is on, the first memory node is configured so thatthe retained voltage is rewritten through the selection transistor by asignal supplied to the fifth wiring, and the second memory node isconfigured so that the retained voltage is rewritten by a signalsupplied to the first wiring.

In the semiconductor device according to the above embodiment, the firsttransistor, the second transistor, or the selection transistorpreferably includes a semiconductor layer containing a metal oxide.

In the semiconductor device according to the above embodiment, thesemiconductor layer of the first transistor and the semiconductor layerof the second transistor are preferably formed in one opening.

In the semiconductor device according to either of the aboveembodiments, the transistor including the semiconductor layer containingthe metal oxide preferably has a backgate.

An electronic device including any of the above semiconductor devicesand a housing is preferable.

One embodiment of the present invention can provide a memory device witha novel structure. One embodiment of the present invention can provide amemory device with a short rewrite time. One embodiment of the presentinvention can provide a memory device with low power consumption.

Note that the effects of one embodiment of the present invention are notlimited to the above effects. The effects mentioned above do notpreclude the existence of other effects. The other effects are the onesthat are not described above and will be described below. The othereffects will be apparent from and can be derived from the description ofthe specification, the drawings, and the like by those skilled in theart. One embodiment of the present invention is to have at least one ofthe aforementioned effects and the other effects. Therefore, oneembodiment of the present invention does not have the effects describedabove in some cases.

BRIEF DESCRIPTION OF THE DRAWINGS

In the accompanying drawings:

FIGS. 1A to 1C are circuit diagrams illustrating configuration examplesof a semiconductor device;

FIG. 2 is a circuit diagram illustrating a configuration example of asemiconductor device;

FIG. 3 is a timing chart illustrating an operation example of asemiconductor device;

FIG. 4 is a timing chart illustrating an operation example of asemiconductor device.

FIG. 5 is a timing chart illustrating an operation example of asemiconductor device;

FIG. 6 is a circuit diagram illustrating a configuration example of asemiconductor device;

FIG. 7 is a timing chart illustrating an operation example of asemiconductor device;

FIG. 8 is a timing chart illustrating an operation example of asemiconductor device;

FIGS. 9A and 9B are block diagrams illustrating an example of a memorydevice;

FIG. 10 is a circuit diagram illustrating a configuration example of asemiconductor device;

FIG. 11 is a circuit diagram illustrating a configuration example of asemiconductor device;

FIG. 12 is a circuit diagram illustrating a configuration example of asemiconductor device;

FIGS. 13A and 13B are a top view and a cross-sectional view illustratinga structure example of a semiconductor device;

FIGS. 14A and 14B are cross-sectional views illustrating an example ofmanufacturing a semiconductor device;

FIGS. 15A and 15B are cross-sectional views illustrating an example ofmanufacturing a semiconductor device;

FIGS. 16A and 16B are cross-sectional views illustrating an example ofmanufacturing a semiconductor device;

FIGS. 17A and 17B are cross-sectional views illustrating an example ofmanufacturing a semiconductor device;

FIGS. 18A and 18B are cross-sectional views illustrating an example ofmanufacturing a semiconductor device;

FIGS. 19A and 19B are cross-sectional views illustrating an example ofmanufacturing a semiconductor device;

FIGS. 20A and 20B are cross-sectional views illustrating an example ofmanufacturing a semiconductor device;

FIGS. 21A and 21B are cross-sectional views illustrating an example ofmanufacturing a semiconductor device;

FIGS. 22A and 22B are cross-sectional views illustrating an example ofmanufacturing a semiconductor device;

FIGS. 23A and 23B are cross-sectional views illustrating an example ofmanufacturing a semiconductor device;

FIGS. 24A and 24B are cross-sectional views illustrating an example ofmanufacturing a semiconductor device;

FIG. 25 is a cross-sectional view illustrating an example ofmanufacturing a semiconductor device;

FIG. 26 is a cross-sectional view illustrating an example ofmanufacturing a semiconductor device;

FIG. 27 is a cross-sectional view illustrating a semiconductor device;

FIGS. 28A and 28B are cross-sectional views illustrating a semiconductordevice;

FIGS. 29A and 29B are cross-sectional views illustrating a semiconductordevice;

FIGS. 30A to 30C each illustrate an atomic ratio range of a metal oxide;

FIG. 31 is a block diagram of a CPU;

FIGS. 32A to 32E are perspective views illustrating examples ofelectronic devices; and

FIGS. 33A to 33F are perspective views illustrating examples ofelectronic devices.

DETAILED DESCRIPTION OF THE INVENTION Embodiment 1

In this embodiment, a semiconductor device in which the time forrewriting data in memory cells is short will be described with referenceto FIGS. 1A to 1C and FIGS. 2 to 7.

First, the circuit configuration of the semiconductor device will bedescribed with reference to FIG. 1A. The semiconductor deviceillustrated in FIG. 1A is a memory module 10 including n memory cells.The memory module 10 includes memory cells MC[1] to MC[n], a selectiontransistor DTr, a wiring WWL_D, wirings WWL[1] to WWL[n], wirings RWL[1]to RWL[n], a wiring WBL1, a wiring RBL1, and a wiring RBL2. The wiringsWWL (wirings WWL[1] to WWL[n]) functions as rewrite word lines, thewirings RWL (wirings RWL[1] to RWL[n]) functions as read word lines, thewiring WBL1 functions as a rewrite bit line, and the wiring RBL1 and thewiring RBL2 function as read bit lines. Note that n is an integer of 2or more.

FIG. 1A illustrates an example where the memory cells MC[1] to MC[n] areconnected in series. The selection transistor DTr is preferablyconnected to one end of the memory cells MC[1] to MC[n] connected inseries. FIG. 1A shows an example where the selection transistor DTr isconnected to the memory cell MC[1].

Each of the memory cells includes a transistor WTr, a transistor RTr, acapacitor CS, and a memory node. The transistor WTr functions as arewrite transistor, and the transistor RTr functions as a readtransistor.

The memory node is formed by electrical connection between one of asource and a drain of the transistor WTr, a gate of the transistor RTr,and one electrode of the capacitor CS. A gate of the transistor WTr iselectrically connected to the wiring WWL. The other electrode of thecapacitor CS is electrically connected to the wiring RWL. The other ofthe source and the drain of the transistor WTr in the memory cell MC[1]is electrically connected to the memory node of the memory cell MC[2],which is connected in series with the memory cell MC[1].

One of a source and a drain of the selection transistor DTr iselectrically connected to the wiring WBL1. The other of the source andthe drain of the selection transistor DTr is electrically connected tothe memory node of the memory cell MC[1]. A gate of the selectiontransistor DTr is electrically connected to the wiring WWL_D. The otherof the source and the drain of the transistor WTr in the memory cellMC[n] is electrically connected to the wiring WBL1. That is, one end ofthe memory cells connected in series is electrically connected to theother end of the series of the memory cells through the selectiontransistor DTr and the wiring WBL1.

One of a source and a drain of the transistor RTr in the memory cellMC[1] is electrically connected to the wiring RBL2. The other of thesource and the drain of the transistor RTr in the memory cell MC[1] iselectrically connected to one of the source and the drain of thetransistor RTr in the memory cell MC[2], which is connected in serieswith the memory cell MC[1]. The other of the source and the drain of thetransistor RTr in the memory cell MC[n] is electrically connected to thewiring RBL1. That is, the wiring RBL1 is electrically connected to thewiring RBL2 through the transistors RTr included in the memory cellsconnected in series.

In the memory module 10 with the above configuration, data in one of thememory cells MC[1] to MC[n] can be rewritten through the transistors WTrand the memory nodes that are connected in series. Note that to rewritedata in the memory cell MC[j] that is closer to the memory cell MC[1],data is preferably supplied from the wiring WBL1 through the selectiontransistor DTr; whereas to rewrite data in the memory cell MC[j] that iscloser to the memory cell MC[n], data is preferably supplied from thewiring WBL1 connected to the memory cell MC[n]. Note that j is aninteger of 1 to n.

The memory module 10 with a circuit configuration different from that inFIG. 1A will be described with reference to FIG. 1B. The transistor WTrillustrated in FIG. 1B is preferably a transistor with low off-statecurrent. The use of transistors exhibiting low off-state current as thetransistors WTr can ensure independence of data stored in the adjacentmemory nodes. Moreover, the transistor WTr may have a backgate.Application of voltage to the backgate enables control of the thresholdvoltage of the transistor WTr. A wiring BGL illustrated in FIG. 1B iselectrically connected to the backgates of the transistors WTr in thememory cells MC[1] to MC[n]. Like the transistor WTr, the selectiontransistor DTr preferably has a backgate.

Unlike in the example of FIG. 1B, the wirings BGL may be electricallyconnected to the backgates of the transistors WTr in the memory cellsMC[1] to MC[n] independently and supply different potentials to therespective backgates.

A channel formation region of the transistor WTr preferably contains ametal oxide that will be described in Embodiment 3. Specifically, ametal oxide that contains at least one of indium, an element M (e.g.,aluminum, gallium, yttrium, or tin), and zinc functions as a wide gapsemiconductor; thus, a transistor containing the metal oxide in itschannel formation region exhibits ultralow off-state current. When atransistor with low off-state current characteristics is used as thetransistor WTr for controlling data retention, the memory cell MC canretain data for a long time. As a result, the number of refreshingretained data can be reduced, leading to lower power consumption of thesemiconductor device.

For a channel formation region of the transistor RTr, a materialachieving high field-effect mobility of the transistor is preferablyused. Using such a transistor allows the semiconductor device to operatefaster. Examples of the material contained in the channel formationregion of the transistor RTr include the metal oxide described inEmbodiment 3 and a semiconductor material such as silicon.

The memory module 10 with a circuit configuration different from that inFIG. 1B will be described with reference to FIG. 1C. In FIG. 1C, thetransistor RTr also has a backgate; application of voltage to thebackgate enables control of the threshold voltage of the transistor RTr.As an example, the wiring BGL in FIG. 1C is electrically connected tothe backgates of the transistors RTr and the transistors WTr in thememory cells MC[1] to MC[n].

When a metal oxide is used for the channel formation regions of thetransistor RTr and the transistor WTr, the memory module 10 can beformed above the transistor formed on a silicon substrate. Thus, thesemiconductor device can have high data density per unit area.

Unlike in the example of FIG. 1C, the wirings BGL may be electricallyconnected to the backgates of the transistors RTr and the transistorsWTr in the memory cells MC[1] to MC[n] independently and supplydifferent potentials to the respective backgates. Although notillustrated in FIG. 1A, the transistor RTr may have a backgate.

In a semiconductor device illustrated in FIG. 2, the memory modules 10in FIG. 1C are arranged in m columns, and the wiring RWL and the wiringWWL are electrically connected to and shared between the memory cells MCin the same row. That is, the semiconductor device in FIG. 2 isrepresented in two dimensions with n rows and m columns and includesmemory cells MC[1,1] to MC[m,n]. Although not shown in FIG. 2 forsimplicity, giving depth d enables the semiconductor device to includethree-dimensional memory cells MC[1,1,1] to MC[m,n,d]. In Embodiment 2,an example of the semiconductor device including the three-dimensionalmemory cells MC[1,1,1] to MC[m,n,d] will be described in detail. Notethat m, n, and d are each an integer of 2 or more.

The semiconductor device illustrated in FIG. 2 includes a wiring WWL_D,the wirings RWL[1] to RWL[n], the wirings WWL[1] to WWL[n], wiringsRBL1[1] to RBL1[m], wirings RBL2[1] to RBL2[m], wirings WBL1[1] toWBL1[m], and wirings BGL[1] to BGL[m].

Specifically, the other electrode of the capacitor CS in the memory cellMC[i,j] (not illustrated) is electrically connected to the wiringRWL[j], and the gate of the transistor WTr in the memory cell MC[i,j] iselectrically connected to the wiring WWL[j]. The wiring WBL1[i] iselectrically connected to one of the source and the drain of theselection transistor DTr[i] and the other of the source and the drain ofthe transistor WTr in the memory cell MC[i,n]. The wiring RBL1[i] iselectrically connected to the other of the source and the drain of thetransistor RTr in the memory cell MC[i,n]. The wiring RBL2[i] iselectrically connected to one of the source and the drain of thetransistor RTr in the memory cell MC[i,1]. Note that i is an integer of1 to m, and j is an integer of 1 to n.

In the structure of data stored in the memory module included in thesemiconductor device of FIG. 2, the data width is preferably representedin bits (the smallest unit of data). As an example, operation forrewriting data in the first row, the second row, the (n−1)th row, andthe n-th row will be described with reference to a timing chart in FIG.3.

At T11, selection transistors DTr[1] to DTr[m] are turned on by supplyof “H” to the wiring WWL_D. The transistors WTr in the memory cellsMC[1,1] to MC[m,1] are turned on by supply of “H” to the wiring WWL[1].The wirings WBL1[1] to WBL1[m] can supply data D[2] to the memory nodesof the memory cells MC[1,2] to MC[m,2] through the selection transistorsDTr[1] to DTr[m]. At this time, the data D[2] is also supplied to thememory nodes of the memory cells MC[1,1] to MC[m,1]. The data D ispreferably digital data with an m-bit data width. Alternatively, thedata D may be analog data. Analog data is preferably controlled withvoltage. When each bit can have different analog data, the amount ofdata stored in the semiconductor device can be drastically increased.

At T12, the transistors WTr in the memory cells MC[1,1] to MC[m,1] areturned off by supply of “L” to the wiring WWL[1]. Thus, the data D[2] isretained in the memory nodes of the memory cells MC[1,2] to MC[m,2].Furthermore, by data D[1] supplied to the wirings WBL1 [1] to WBL1[m],the data in the memory nodes of the memory cells MC[1,1] to MC[m,1] canbe rewritten through the selection transistors DTr[1] to DTr[m].

At T13, the selection transistors DTr[1] to DTr[m] are turned off bysupply of “L” to the wiring WWL_D. Thus, the data D[1] is retained inthe memory nodes of the memory cells MC[1,1] to MC[m,1].

At T14, the transistors WTr in the memory cells MC[1,n−1] to MC[m,n−1]are turned on by supply of “H” to the wiring WWL[n−1]. The transistorsWTr in the memory cells MC[1,n] to MC[m,n] are turned on by supply of“H” to the wiring WWL[n]. By data D[n−1] supplied to the wirings WBL1[1]to WBL1[m], data in the memory nodes of the memory cells MC[1,n−1] toMC[m,n−1] can be rewritten through the memory nodes of the memory cellsMCP[1,n] to MC[m,n].

At T15, the transistors WTr in the memory cells MC[1,n−1] to MC[m,n−1]are turned off by supply of “L” to the wiring WWL[n−1]. Thus, the dataD[n−1] is retained in the memory nodes of the memory cells MC[1,n−1] toMC[m,n−1]. Moreover, the wirings WBL1[1] to WBL1[m] can supply data D[n]to the memory nodes of the memory cells MC[1,n] to MC[m,n].

At T16, the transistors WTr in the memory cells MC[1,n] to MC[m,n] areturned off by supply of “L” to the wiring WWL[n]. Thus, the data D[n] isretained in the memory nodes of the memory cells MC[1,n] to MC[m,n].

In a NAND flash memory, to update data in one of memory cells connectedin series in a memory module, data in all the rows of the memory moduleneeds to be updated. In contrast, with the configuration shown in thisembodiment, data in a given row of the memory module can be rewritten,resulting in fast data rewriting.

Using FIG. 4, the description is made on an example where a plurality ofmemory modules included in the semiconductor device are connectedthrough the wirings WWL, the wirings RWL, and the wiring WWL_D and datato be stored has a width of m columns. As an example, operation forrewriting data in the first row, the second row, the third row, the(n−1)th row, and the n-th row is described with reference to a timingchart in FIG. 4.

Basic operation is the same as the operation described with FIG. 3, andtherefore the description thereof is not repeated; differences from FIG.3 are described below using FIG. 4. As an example, data rewriting in thethird row is described with FIG. 4. In the memory module having aplurality of rows, a given row subjected to data rewriting is preferablyaccessed through the closer of the two memory cells MC at the oppositeends (i.e., either through the first-row memory cell MC to which theselection transistor DTr is connected, or through the n-th-row memorycell MC). The time for rewriting data in a memory cell depends on thenumber of rows from one end to the given row subjected to datarewriting. Accordingly, access from the end closer to the given rowsubjected to data rewriting leads to a shorter rewrite time.

Since a plurality of memory cells are arranged in m columns in theexample of FIG. 4, retained data is concurrently rewritten by datasupplied to the wirings WBL1[1] to WBL1[m]. That is, the semiconductordevice with the configuration shown in this embodiment is regarded as amemory device having an m-bit data width for a given address.

Operation for reading data that is rewritten according to FIG. 3 will bedescribed with reference to a timing chart in FIG. 5.

At T30, the wirings RBL1[1] to RBL1[m] can be initialized with a givenpotential. The wirings RBL2[1] to RBL2[m] are supplied with a referencepotential for confirming that the memory cell stores given data. Thegiven potential for initialization is preferably the same potential as“L” of data or a potential lower than “L” of data.

At T31, data stored in the memory cells MC[1,1] to MC[m,1] connected tothe wiring RWL[1] can be read out. The wiring RWL[1] is supplied with“L” and the other wirings RWL[2] to RWL[n] are supplied with “H.” Sincethe transistors RTr are connected in series, when “H” data is retainedin any of the memory cells MC[1,1] to MC[m,1], a signal with thereference potential is output to the wiring RBL1 in the row to which thememory cell MC retaining “H” data belongs.

When “H” is supplied from the wirings RWL[2] to RWL[n] to the memorycells MC connected to the wirings RWL[2] to RWL[n], the capacitor CS canmake the gate of the transistor RTr in a state of being supplied with“H” according to the charge conservation law. Thus, among thetransistors RTr connected in series, all the transistors RTr except theone subjected to data reading are turned on. Accordingly, when data inthe memory cell subjected to data reading is “L,” the referencepotential supplied to the wiring RBL2 cannot be output to the wiringRBL1. On the other hand, when data in the memory cell subjected to datareading is “H,” the reference potential supplied to the wiring RBL2 isoutput to the wiring RBL1. As a result, data stored in the memory cellsMC[1,1] to MC[m,1] is output to the wirings RBL1[1] to RBL1[m].

At T32, the wirings RWL[1] to RWL[n] are supplied with “L,” and thewirings RBL1[1] to RBL1[m] are initialized with a given potential. Atthis time, the wirings RBL2[1] to RBL2[m] are preferably supplied with“H” but may be supplied with “L.”

At T33, data stored in the memory cells MC[1,2] to MC[m,2] connected tothe wiring RWL[2] can be read out. The wiring RWL[2] is supplied with“L,” and the other wirings RWL[1] and RWL[3] to RWL[n] are supplied with“H.” The subsequent operation is the same as the operation for readingdata from the wiring RWL[1]; therefore, the description is omitted here.

The operation at T34 is the same as that at T32, and the description istherefore omitted. Subsequently, data stored in the memory cells MCconnected to the wirings RWL[3] to RWL[n] can be read out. As a result,data in the memory cells MC can be read out sequentially in the rowdirection of the memory cells.

A semiconductor device different from that in FIG. 2 will be describedwith reference to FIG. 6. The semiconductor device in FIG. 6 differsfrom that in FIG. 2 in including wirings WBL2. For simplicity, thedescription is made using the memory module 10 as an example.

The wiring WBL2 is electrically connected to one of the source and thedrain of the selection transistor DTr. Accordingly, in the memory module10, data in the memory cell MC can be rewritten through one or both ofthe wiring WBL1 and the wiring WBL2.

That is, by supply of “H” to the wiring WWL_D, the wiring WBL2[1] canrewrite data in the memory node of the memory cell MC[1,1] through theselection transistor DTr. By supply of “H” to the wiring WWL[n], thewiring WBL1[1] can rewrite data in the memory node of the memory cellMC[1,n]. Moreover, by simultaneous supply of “H” to the wiring WWL[1]and the wiring WWL[n], data in the memory nodes of the memory cellMC[1,1] and the memory cell MC[1,n] can be rewritten at the same time.

Operation for rewriting data in the first row, the second row, the(n−1)th row, and the n-th row by a method different from that in FIG. 3will be described with reference to a timing chart in FIG. 7.

At T41, the selection transistors DTr[1] to DTr[m] are turned on bysupply of “H” to the wiring WWL_D. The transistors WTr in the memorycells MC[1,1] to MC[m,1] are turned on by supply of “H” to the wiringWWL[1]. Thus, by the data D[2] supplied to the wirings WBL2[1] toWBL2[m], data in the memory cells MC[1,2] to MC[m,2] can be rewrittenthrough the selection transistors DTr[1] to DTr[m]. At this time, thedata D[2] is also supplied to the memory cells MC[1,1] to MC[m,1].

In addition, the transistors WTr in the memory cells MC[1,n] to MC[m,n]are turned on by supply of “H” to the wiring WWL[n]. The transistors WTrin the memory cells MC[1,n−1] to MC[m,n−1] are turned on by supply of“H” to the wiring WWL[n−1]. Thus, by the data D[n−1] supplied to thewirings WBL1[1] to WBL1[m], data in the memory nodes of the memory cellsMC[1,n−1] to MC[m,n−1] can be rewritten. At this time, the data D[n−1]is supplied to the memory cells MC[1,n] to MC[m,n].

Consequently, data in the memory nodes of the memory cells MC[1,2] toMC[m,2] and the memory cells MC[1,n−1] to MC[m,n−1] is rewritten at thesame time.

At T42, the transistors WTr in the memory cells MC[1,1] to MC[m,1] areturned off by supply of “L” to the wiring WWL[1], and the transistorsWTr in the memory cells MC[1,n−1] to MC[m,n−1] are turned off by supplyof “L” to the wiring WWL[n−1]. Hence, the data D[2] is stored in thememory nodes of the memory cells MC[1,2] to MC[m,2], and the data D[n−1]is stored in the memory nodes of the memory cells MC[1,n−1] toMC[m,n−1].

By the data D[1] supplied to the wirings WBL2[1] to WBL2[m], the data inthe memory cells MC[1,1] to MC[m,1] can be rewritten through theselection transistors DTr[1] to DTr[m]. Moreover, by the data D[n]supplied to the wirings WBL2[1] to WBL2[m], the data in the memory cellsMC[1,n] to MC[m,n] can be rewritten through the selection transistorsDTr[1] to DTr[m].

Using FIG. 8, the description is made on an example where a plurality ofmemory modules included in the semiconductor device are connectedthrough the wirings WWL, the wirings RWL, and the wiring WWL_D and datato be stored has a width of m columns. As an example, operation forrewriting data in the first row, the second row, the third row, the(n−1)th row, and the n-th row is described with reference to a timingchart in FIG. 8.

Basic operation is the same as the operation described with FIG. 7, andtherefore the description thereof is not repeated; differences from FIG.7 are described below using FIG. 8. For example, at T51, data in thesecond row and data in the (n−1)th row are rewritten at the same time.At T52, data in the first row and data in the n-th row are rewritten atthe same time.

When two different rows, for example, are subjected to data rewriting inthe memory module having n rows, it is preferred that each of the rowssubjected to data rewriting be concurrently accessed through the closerof the two memory cells MC at the opposite ends (i.e., either throughthe first-row memory cell MC to which the selection transistor DTr isconnected, or through the n-th-row memory cell MC). Data in twodifferent rows can be rewritten at the same time, so that the time forrewriting data in the memory cells can be further shortened.Accordingly, access from the end closer to the given row subjected todata rewriting leads to a shorter rewrite time.

Since a plurality of memory cells are arranged in m columns in theexample of FIG. 8, retained data is concurrently rewritten by datasupplied to the wirings WBL1[1] to WBL1[m] and data supplied to thewirings WBL2[1] to WBL2[m]. That is, the semiconductor device with theconfiguration shown in this embodiment is regarded as a memory devicehaving an m-bit data width for a given address.

According to FIGS. 6 to 8, data in given rows of the memory module canbe concurrently rewritten from different directions, and thus datarewriting can be even faster than that with the circuit configuration inFIG. 2.

The structure and method described in this embodiment can be implementedby being combined as appropriate with any of structures and methodsdescribed in the other embodiments.

Embodiment 2

In this embodiment, a memory device including the semiconductor devicedescribed in the foregoing embodiment will be described.

FIG. 9A illustrates a structure example of a memory device. A memorydevice 2600 includes a peripheral circuit 2601 and a memory cell array2610. The peripheral circuit 2601 includes a row decoder 2621, a wordline driver circuit 2622, a bit line driver circuit 2630, an outputcircuit 2640, and a control logic circuit 2660.

The semiconductor device illustrated in any of FIGS. 1A to 1C inEmbodiment 1 can be used for the memory cell array 2610.

The bit line driver circuit 2630 includes a column decoder 2631, aprecharge circuit 2632, a sense amplifier 2633, and a write circuit2634. The precharge circuit 2632 has a function of precharging thewirings RBL2, which are described in Embodiment 1, to a predeterminedpotential. The sense amplifier 2633 has a function of obtaining apotential output from the memory cell MC to the wiring RBL1 as a datasignal and amplifying the data signal. The amplified data signal isoutput as a digital data signal RDATA from the memory device 2600through the output circuit 2640.

As power supply voltages, a low power supply voltage (VS S), a highpower supply voltage (VDD) for the peripheral circuit 2601, and a highpower supply voltage (VIL) for the memory cell array 2610 are suppliedto the memory device 2600 from the outside.

Control signals (CE, WE, RE), an address signal ADDR, and a data signalWDATA are input to the memory device 2600 from the outside. The addresssignal ADDR is input to the row decoder 2621 and the column decoder2631. The data signal WDATA is input to the write circuit 2634.

The control logic circuit 2660 processes the signals (CE, WE, RE) inputfrom the outside, and generates control signals for the row decoder 2621and the column decoder 2631. The signal CE is a chip enable signal, thesignal WE is a write enable signal, and the signal RE is a read enablesignal. Signals processed by the control logic circuit 2660 are notlimited to those listed above, and other control signals may be input asnecessary.

Note that whether the circuits and signals described above are providedor not can be determined as appropriate when needed.

FIG. 9B illustrates an example where the memory device 2600 isconfigured with a p-channel Si transistor and a transistor whose channelformation region contains an oxide semiconductor described in Embodiment3 (preferably an oxide containing In, Ga, and Zn). As an example, thememory device 2600 in FIG. 9B includes a logic layer 1000 where theperipheral circuit is constituted by Si transistors, and a memory layer2000. Specifically, the memory layer 2000 formed with transistors thatcontain an oxide semiconductor in their channel formation regions isprovided above the logic layer 1000.

Accordingly, providing the sense amplifier 2633 below the memory layer2000 can shorten the wiring RBL1 that connects the sense amplifier 2633and the memory cells MC. Thus, the wiring RBL1 is less affected by itstime constant, so that the speed of reading data from the memory cell MCcan be increased. The use of the transistor containing an oxidesemiconductor for the memory cell MC results in lower off-state currentof the memory cell MC. Data leakage between adjacent memory cells MC canbe suppressed; hence, data can be retained for a long time. Moreover,the refresh interval for the memory cells can be lengthened, reducingpower consumption of the memory device 2600. When the Si transistors areonly p-channel ones, manufacturing cost can be reduced. Alternatively,only n-channel Si transistors may be employed.

FIGS. 10, 11, and 12 illustrate configurations of the memory cell array2610 in FIGS. 9A and 9B. For simplicity, some components are not shownin FIGS. 10 to 12.

In FIG. 10, the wiring RBL1[m], the wiring WBL1[m], the wiring WWL[n,d],and the wiring RWL[n,d] are connected to the memory cell MC[m,n,d]. Thatis, the semiconductor device in FIG. 10 includes the memory cellsMC[1,1,1] to MC[m,n,d] that are arranged in three dimensions with thedepth direction d.

Preferably, the wiring RBL1, the wiring RBL2, and the wiring WBL1 areprovided every column in the depth direction d and connected to a bitline driver circuit 2630A. In other words, the memory cells MC[1,1] toMC[m,n] are treated as a unit of data access; i.e., the data width is mbits. The semiconductor device of this embodiment can be readily usednot only for a general-purpose memory but also for a frame memory of adisplay device.

Note that the wiring RBL2 may be fixed at a given high potential. FIG.10 illustrates an example where one end and the other end of the memorymodule 10 are connected to each other through the selection transistorDTr and the wiring WBL1. Shortening the wirings WBL1 can reducevariations of the memory modules 10 due to wiring resistance; thus, thedata rewrite time can be shortened.

FIG. 11 illustrates a configuration of the memory cell array 2610different from that in FIG. 10. In FIG. 11, wirings WBL2 electricallyconnected to the memory module 10 through the selection transistors DTrare further provided. In FIG. 10, the wirings WBL1 are connected in thevicinity of the memory modules 10, and the memory modules 10 areconnected to the bit line driver circuit 2630A commonly through thewiring WBL1. FIG. 11 shows an example where the memory module 10 isconnected to the bit line driver circuit 2630A through the wiring WBL1or the wiring WBL2. The wirings WBL1 and/or the wirings WBL2 illustratedin FIG. 11 are preferably connected to the bit line driver circuit 2630Aoutside the memory cell array 2610. With such a configuration, thememory cell array 2610 can increase the data density of thesemiconductor device, compared to the case using the configuration inFIG. 10.

FIG. 12 illustrates a configuration of the memory cell array 2610different from that in FIG. 11. The memory cell array 2610 in FIG. 12further includes selection transistors DTr1 and DTr2, a wiring RWL_D1,and a wiring RWL_D2. The wiring RBL2 is connected to the memory module10 through the selection transistor DTr1. The wiring RBL1 is connectedto the memory module 10 through the selection transistor DTr2. Thewiring RWL_D2 is electrically connected to a gate of the selectiontransistor DTr1. The wiring RWL_D1 is electrically connected to a gateof the selection transistor DTr2. The selection transistor DTr1 canprecharge the memory module 10 with a predetermined potential used fordata reading. The selection transistors DTr2 can select the memorymodule 10 to be subjected to data reading. The wiring RBL1 through whichdata is read out can turn off the selection transistor DTr2 connected toan unselected memory module 10. Thus, the unselected memory module 10can be isolated, resulting in higher signal quality of data that is readfrom the selected memory cell to the wiring RBL1. The selectiontransistor DTr2 is preferably provided particularly when data retainedin the memory module 10 is analog data. As another example, theselection transistor DTr1 may be controlled to read data through thewiring RBL2. Note that the selection transistor DTr1 or the selectiontransistor DTr2 is provided as necessary.

In FIG. 12, one end of the memory module 10 is connected to the wiringWBL2 through the selection transistor DTr. The wiring WBL1 and thewiring RBL1 are connected to the bit line driver circuit 2630A. Thewiring WBL2 and the wiring RBL2 are connected to a bit line drivercircuit 2630B. Accordingly, data in the memory module 10 can berewritten with a signal supplied from the bit line driver circuit 2630Ato the wiring WBL1 and a signal supplied from the bit line drivercircuit 2630B to the wiring WBL2.

<Examples of Structure and Manufacturing Method>

For easy understanding of the structure of the semiconductor device inthis embodiment, a method for manufacturing the semiconductor devicewill be described below.

FIGS. 13A and 13B are schematic diagrams illustrating the semiconductordevice shown in any of FIGS. 1A to 1C. FIG. 13A is a top view of thesemiconductor device, and FIG. 13B is a cross-sectional view along thedash-dotted line A1-A2 in FIG. 13A.

The semiconductor device includes a structure body in which the wiringsRWL, the wirings WWL, and insulators (regions without a hatching patternin FIGS. 13A and 13B) are stacked; openings are provided in thestructure body, and conductors PG are formed to fill the openings.Wirings ER are formed over the conductors PG, whereby each of thewirings ER is electrically connected to the wiring RWL or the wiringWWL.

Moreover, openings are formed in the structure body to penetrate thewirings RWL and the wirings WWL altogether. Insulators, conductors, andsemiconductors are formed in each of the openings so that the selectiontransistor DTr and the memory cell MC are provided in a region DM and aregion AR, respectively; the region DM penetrates the wiring WWL_D, andthe region AR penetrates the wiring WWL and the wiring RWL. Theconductor functions as the wiring WBL or the wiring RBL. Thesemiconductor functions as a channel formation region of the selectiontransistor DTr, the transistor WTr, or the transistor RTr. The regionwhere the insulators, the conductors, and the semiconductors are formedin the opening is shown as a region HL in FIGS. 13A and 13B. Note thatwhen the transistor included in the memory cell MC has a backgate, theconductor included in the region HL may function as the wiring BGLelectrically connected to the backgate.

In other words, FIGS. 13A and 13B illustrate that the semiconductordevice shown in any of FIGS. 1A to 1C is formed in a region SD1, and thesemiconductor device shown in FIG. 2 or FIG. 6 is formed in a regionSD2.

In the following Manufacturing method examples 1 and 2, methods forforming the memory cell MC in the region AR will be described.

Manufacturing Method Example 1

FIGS. 14A to 18B are cross-sectional views for illustrating an exampleof manufacturing the semiconductor device in FIG. 1C, and arespecifically cross-sectional views of the transistor WTr and thetransistor RTr in the channel length direction. In the cross-sectionalviews of FIGS. 14A to 18B, some components are not illustrated forsimplification.

As illustrated in FIG. 14A, the semiconductor device in FIG. 1C includesan insulator 101A over a substrate (not shown), a conductor 131A overthe insulator 101A, an insulator 101B over the conductor 131A, aconductor 132A over the insulator 101B, an insulator 101C over theconductor 132A, a conductor 131B over the insulator 101C, an insulator101D over the conductor 131B, a conductor 132B over the insulator 101D,and an insulator 101E over the conductor 132B. Note that a stackincluding these conductors and insulators is hereinafter referred to asa stack 100.

As the substrate, an insulator substrate, a semiconductor substrate, ora conductor substrate can be used, for example. Examples of theinsulator substrate include a glass substrate, a quartz substrate, asapphire substrate, a stabilized zirconia substrate (e.g., anyttria-stabilized zirconia substrate), and a resin substrate. Examplesof the semiconductor substrate include a semiconductor substrate ofsilicon, germanium, or the like, and a compound semiconductor substrateof silicon carbide, silicon germanium, gallium arsenide, indiumphosphide, zinc oxide, or gallium oxide. Another example is a silicon oninsulator (SOI) substrate in which an insulator region is provided inthe above semiconductor substrate. Examples of the conductor substrateinclude a graphite substrate, a metal substrate, an alloy substrate, anda conductive resin substrate. Other examples are a substrate including ametal nitride and a substrate including a metal oxide. Other examplesinclude an insulator substrate provided with a conductor or asemiconductor, a semiconductor substrate provided with a conductor or aninsulator, and a conductor substrate provided with a semiconductor or aninsulator. Alternatively, any of these substrates over which an elementis provided may be used. Examples of the element provided over thesubstrate include a capacitor, a resistor, a switching element, alight-emitting element, and a memory element.

Alternatively, a flexible substrate may be used as the substrate. As amethod for providing a transistor over a flexible substrate, there is amethod in which the transistor is formed over a non-flexible substrateand then the transistor is separated and transferred to the flexiblesubstrate. In that case, a separation layer is preferably providedbetween the non-flexible substrate and the transistor. As the substrate,a sheet, a film, or a foil containing a fiber may be used. The substratemay have elasticity. The substrate may have a property of returning toits original shape when bending or pulling is stopped; alternatively,the substrate may have a property of not returning to its originalshape. The substrate has a region with a thickness of, for example,greater than or equal to 5 μm and less than or equal to 700 μm,preferably greater than or equal to 10 μm and less than or equal to 500μm, more preferably greater than or equal to 15 μm and less than orequal to 300 μm. When the substrate has a small thickness, the weight ofthe semiconductor device including the transistor can be reduced. Whenthe substrate has a small thickness, even in the case of using glass orthe like, the substrate may have elasticity or a property of returningto its original shape when bending or pulling is stopped. Thus, animpact applied to the semiconductor device over the substrate due todropping or the like can be reduced. That is, a durable semiconductordevice can be provided.

For the flexible substrate, a metal, an alloy, a resin, glass, or afiber thereof can be used, for example. The flexible substratepreferably has a lower coefficient of linear expansion, in which casedeformation due to an environment is suppressed. The flexible substrateis formed using, for example, a material with a coefficient of linearexpansion of lower than or equal to 1×10⁻³/K, lower than or equal to5×10⁻⁵/K, or lower than or equal to 1×10⁻⁵/K. Examples of the resininclude polyester, polyolefin, polyamide (e.g., nylon and aramid),polyimide, polycarbonate, and acrylic. In particular, aramid ispreferably used for the flexible substrate because of its lowcoefficient of linear expansion.

In the manufacture example described in this embodiment, heat treatmentis performed in the process; therefore, a material having high heatresistance and a low coefficient of thermal expansion is preferably usedfor the substrate.

The conductor 131A (the conductor 131B) functions as the wiring WWL inFIG. 1C. The conductor 132A (the conductor 132B) functions as the wiringRWL in FIG. 1C.

For the conductors 131A, 131B, 132A, and 132B, a material containing oneor more metal elements selected from aluminum, chromium, copper, silver,gold, platinum, tantalum, nickel, titanium, molybdenum, tungsten,hafnium, vanadium, niobium, manganese, magnesium, zirconium, beryllium,indium, and ruthenium can be used, for example. Alternatively, asemiconductor having high electric conductivity, typified bypolycrystalline silicon including an impurity element such asphosphorus, or silicide such as nickel silicide may be used.

For the above conductors, especially for the conductors 131A and 131B, aconductive material containing oxygen and a metal element included in ametal oxide usable for after-mentioned semiconductors 151, 152, 153 a,and 153 b may be used. A conductive material containing the metalelement mentioned above and nitrogen may be used. For example, aconductive material containing nitrogen, such as titanium nitride ortantalum nitride, may be used. Indium tin oxide, indium oxide containingtungsten oxide, indium zinc oxide containing tungsten oxide, indiumoxide containing titanium oxide, indium tin oxide containing titaniumoxide, indium zinc oxide, or indium tin oxide to which silicon is addedmay be used. Indium gallium zinc oxide containing nitrogen may be used.Using such a material sometimes allows capture of hydrogen entering froman insulator or the like around the conductor.

For the above conductors, especially for the conductors 132A and 132B,it is preferable to use a conductive material having a function ofpreventing the passage of impurities such as water or hydrogen. Forexample, tantalum, tantalum nitride, titanium, titanium nitride,ruthenium, ruthenium oxide, or the like is preferably used, and a singlelayer or stacked layers can be used.

A stack including a plurality of conductors formed with any of the abovematerials may be used. For example, a layered structure using acombination of a material including any of the metal elements listedabove and a conductive material including oxygen may be used. A layeredstructure using a combination of a material including any of the metalelements listed above and a conductive material including nitrogen maybe used. A layered structure using a combination of a material includingany of the above metal elements, a conductive material including oxygen,and a conductive material including nitrogen may be used. When aninsulator including an excess-oxygen region is used as the insulator incontact with the conductor, oxygen sometimes diffuses into a region ofthe conductor in contact with the insulator. Thus, a layered structureusing a combination of a material including the metal element and aconductive material including oxygen can be formed. Similarly, when aninsulator including an excess-nitrogen region is used as the insulatorin contact with the conductor, nitrogen sometimes diffuses into a regionof the conductor in contact with the insulator. Thus, a layeredstructure using a combination of a material including the metal elementand a conductive material including nitrogen can be formed.

The conductors 131A, 131B, 132A, and 132B may be the same material ordifferent materials. That is, materials for the conductors 131A, 131B,132A, and 132B included in the semiconductor device of one embodiment ofthe present invention can be selected as appropriate.

Each of the insulators 101A to 101E is preferably a material with a lowconcentration of impurities such as water or hydrogen. The amount ofhydrogen released from the insulators 101A to 101E, which is convertedinto hydrogen molecules per unit area of one of the insulators 101A to101E, is less than or equal to 2×10¹⁵ molecules/cm², preferably lessthan or equal to 1×10¹⁵ molecules/cm², further preferably less than orequal to 5×10¹⁴ molecules/cm² in thermal desorption spectroscopy (TDS)with a film surface temperature ranging from 50° C. to 500° C., forexample. The insulators 101A to 101E may be formed using an insulatorfrom which oxygen is released by heating. In that case, the conductors131A, 131B, 132A, and 132B can have a layered structure using acombination of a material including the metal element and a conductivematerial including oxygen, as described above.

Each of the insulators 101A to 101E can have a single-layer structure ora layered structure including an insulator containing boron, carbon,nitrogen, oxygen, fluorine, magnesium, aluminum, silicon, phosphorus,chlorine, argon, gallium, germanium, yttrium, zirconium, lanthanum,neodymium, hafnium, or tantalum, for instance. For example, a materialcontaining silicon oxide or silicon oxynitride can be used.

Note that in this specification, silicon oxynitride refers to a materialthat has a higher oxygen content than a nitrogen content, and siliconnitride oxide refers to a material that has a higher nitrogen contentthan an oxygen content. Moreover, in this specification, aluminumoxynitride refers to a material that has a higher oxygen content than anitrogen content, and aluminum nitride oxide refers to a material thathas a higher nitrogen content than an oxygen content.

In the next step, as illustrated in FIG. 14B, an opening 191 is formedin the stack 100 of FIG. 14A through resist mask formation and etchingtreatment, or the like.

The resist mask can be formed by a lithography method, a printingmethod, an inkjet method, or the like as appropriate. Formation of theresist mask by an inkjet method needs no photomask; thus, manufacturingcost can be reduced. For the etching treatment, either a dry etchingmethod or a wet etching method or both of them may be used.

Then, as illustrated in FIG. 15A, the conductor 132A (the conductor132B) on a side surface of the opening 191 is removed by etchingtreatment or the like, and a recess portion 192A (a recess portion 192B)is formed on the side surface of the opening 191. Here, a material forthe conductor 132A (the conductor 132B) is selected such that theconductor 132A (the conductor 132B) is selectively removed in the stack100, i.e., such that the conductor 132A (the conductor 132B) has ahigher etching rate than the insulators 101A to 101E and the conductor131A (the conductor 131B).

Alternatively, the recess portion 192A (the recess portion 192B) may beformed as follows: in the step of manufacturing the semiconductor devicein FIG. 14A, a sacrificial layer is provided in a region where theopening 191 and the recess portion 192A (the recess portion 192B) are tobe formed, and then the opening 191 and the recess portion 192A (therecess portion 192B) are formed together in the step of manufacturingthe semiconductor device in FIG. 14B. Alternatively, the recess portion192A (the recess portion 192B) may be formed by itself when the opening191 is formed without a sacrificial layer.

In the subsequent step, as illustrated in FIG. 15B, an insulator 102 isdeposited in the recess portions and on the side surface of the opening191 shown in FIG. 15A.

For the insulator 102, it is preferable to use an insulating materialhaving a function of inhibiting the passage of oxygen. For example,silicon nitride, silicon nitride oxide, silicon oxynitride, aluminumnitride, or aluminum nitride oxide is preferably used for the insulator102. The formation of such an insulator 102 can prevent a reduction inconductivity of a conductor 133 (described later) due to oxidation ofthe conductor 133 caused when oxygen enters the conductor 133 throughthe insulator 102.

In the next step, as illustrated in FIG. 16A, the conductor 133 isdeposited in the recess portions and on the side surface of the opening191 shown in FIG. 15B. That is, the conductor 133 is formed on theinsulator 102.

For the conductor 133, any of the above materials usable for theconductors 131A, 131B, 132A, and 132B can be used. In particular, amaterial with high conductivity among the above materials is preferablyused for the conductor 133.

In the subsequent step, as illustrated in FIG. 16B, the conductor 133positioned in the opening 191 is removed by resist mask formation andetching treatment or the like so that only the conductor 133 in therecess portions remains. Thus, a conductor 133 a and a conductor 133 bare formed. Note that at this time, part of the insulator 102 may beremoved as long as the insulators 101A to 101E and the conductors 131Aand 131B are not exposed at the opening 191.

Note that the description of FIG. 14B is referred to for the resist maskformation and etching treatment.

The conductor 133 a (the conductor 133 b) functions as the otherelectrode of the capacitor CS in FIG. 1C. That is, the capacitor CS isformed in a region 181A (a region 181B) illustrated in FIG. 16B.

In the next step, as illustrated in FIG. 17A, a semiconductor 151 isdeposited on the insulator 102, the conductor 133 a, and the conductor133 b that are positioned on the side surface of the opening 191.

For the semiconductor 151, a material containing a metal oxide describedin Embodiment 3 is preferably used.

When the semiconductor 151 contains a metal oxide, the insulator 102 incontact with the semiconductor 151 is preferably an insulating materialhaving a function of inhibiting the passage of impurities such as wateror hydrogen in addition to oxygen. The formation of such an insulator102 can prevent impurities such as water or hydrogen from entering thesemiconductor 151 through the insulator 102 and becoming water byreaction with oxygen included in the semiconductor 151. If water isproduced in the semiconductor 151, an oxygen vacancy may be formed inthe semiconductor 151. When impurities such as hydrogen enter the oxygenvacancy, an electron serving as a carrier may be generated.Consequently, if the semiconductor 151 has a region containing a largeamount of hydrogen, a transistor including the region in its channelformation region is likely to have normally-on characteristics. Toprevent this, the insulator 102 is preferably an insulating materialwith a function of inhibiting the passage of impurities such as water orhydrogen as well as oxygen.

The conductivity of the semiconductor 151 containing a metal oxide mayvary depending on regions where the semiconductor 151 is formed. In FIG.17A, among the regions where the semiconductor 151 is formed, regions incontact with the insulator 102 are shown as a region 151 a and a region151 b, and a region in contact with the conductor 133 a (the conductor133 b) is shown as a region 151 c. Specifically, the region 151 aoverlaps the side surface of the conductor 131A (the conductor 131B),and the region 151 b overlaps the side surface of the insulator 101A(the insulators 101B to 101E). Since the region 151 c is in contact withthe conductor 133 a (the conductor 133 b), impurities such as hydrogenor water included in the conductor 133 a (the conductor 133 b) maydiffuse into the region 151 c. As described above, an electron servingas a carrier may be generated when impurities such as water or hydrogendiffuse into the semiconductor 151; hence, the resistance of the region151 c may be lowered. For that reason, the region 151 c has higherconductivity than the regions 151 a and 151 b.

The region 151 a serves as a channel formation region of the transistor.Thus, the resistance of the region 151 a is lowered when the transistoris on; therefore, the region 151 a has higher conductivity than theregion 151 b.

In the subsequent step, as illustrated in FIG. 17B, an insulator 103 anda semiconductor 152 are sequentially deposited on the semiconductor 151on the side surface of the opening 191.

For the insulator 103, any of the above materials usable for theinsulator 102 can be used. Particularly when the semiconductor 151contains a metal oxide, the insulator 103 is preferably an insulatingmaterial having a function of inhibiting the passage of impurities suchas water or hydrogen in addition to oxygen.

In a region 182A (a region 182B) illustrated in FIG. 17B, the transistorWTr in FIG. 1C is formed. Specifically, in the region 182A (the region182B), the region 151 a of the semiconductor 151 functions as thechannel formation region of the transistor WTr, two regions 151 b of thesemiconductor 151 function as the source electrode and the drainelectrode of the transistor WTr, and the conductor 132A functions as thegate electrode of the transistor WTr. When a material containing a metaloxide is used for the semiconductor 151, the transistor WTr is an oxidesemiconductor (OS) transistor.

For the semiconductor 152, a material containing the metal oxidedescribed in Embodiment 3 can be used as in the case of thesemiconductor 151. Moreover, the semiconductor 152 can be replaced witha semiconductor material such as polycrystalline silicon or amorphoussilicon.

In the next step, as illustrated in FIG. 18A, an insulator 104 isdeposited on the semiconductor 152, and a conductor 134 is deposited tofill the remaining opening 191.

For the insulator 104, any of the materials usable for the insulator 102and the insulator 103 can be used.

For the conductor 134, any of the materials usable for the conductors131A, 131B, 132A, 132B, 133 a, and 133 b can be used.

In a region 183A (a region 183B) illustrated in FIG. 18A, the transistorRTr in FIG. 1C is formed. Specifically, in the region 183A (the region183B), the region 151 c and two regions 151 b of the semiconductor 151and the conductor 133 a (the conductor 133 b) function as the gateelectrode of the transistor RTr, the semiconductor 152 functions as thechannel formation region of the transistor RTr, and the conductor 134functions as a backgate electrode of the transistor RTr. When thesemiconductor 152 is a material containing a metal oxide, the transistorRTr is an OS transistor.

Through the steps from FIG. 14A to FIG. 18A, the semiconductor deviceillustrated in FIG. 1C can be manufactured.

One embodiment of the present invention is not limited to the structureexample of the semiconductor device illustrated in FIG. 18A. In oneembodiment of the present invention, the structure of the semiconductordevice in FIG. 18A can be appropriately changed depending on thecircumstances or conditions or as needed.

For example, as described above, one embodiment of the present inventioncan be a semiconductor device in which the transistor WTr and thetransistor RTr are not provided with a backgate as illustrated in FIG.1A. To manufacture the semiconductor device in FIG. 1A, a step shown inFIG. 18B instead of the step shown in FIG. 18A is performed in theprocess of manufacturing the semiconductor device in FIG. 1C. FIG. 18Billustrates a step for depositing an insulator 105, instead of theconductor 134 in FIG. 18A, to fill the opening 191. For the insulator105, a material usable for the insulator 104 can be used, for example.

As another example, in one embodiment of the present invention, thestructure of the gate electrode of the transistor WTr can be changedfrom that in FIG. 18A in order to improve the switching characteristicsof the transistor WTr. FIGS. 19A and 19B and FIGS. 20A and 20Billustrate an example of a method for manufacturing such a semiconductordevice. FIG. 19A illustrates a step of removing the conductor 131A (theconductor 131B) on the side surface of the opening 191 in the state ofFIG. 14B and forming a recess portion 193A (a recess portion 193B).Here, a material for the conductor 131A (the conductor 131B) is selectedsuch that the conductor 131A (the conductor 131B) is selectively removedin the stack 100, i.e., such that the conductor 131A (the conductor131B) has a higher etching rate than the insulators 101A to 101E and theconductor 132A (the conductor 132B).

Alternatively, the recess portion 193A (the recess portion 193B) may beformed as follows: in the step of manufacturing the semiconductor devicein FIG. 14A, a sacrificial layer is provided in a region where theopening 191 and the recess portion 193A (the recess portion 193B) are tobe formed, and then the opening 191 and the recess portion 193A (therecess portion 193B) are formed together in the step of manufacturingthe semiconductor device in FIG. 14B. Alternatively, the recess portion193A (the recess portion 193B) may be formed by itself when the opening191 is formed without a sacrificial layer.

In the subsequent step, as illustrated in FIG. 19B, a semiconductor 153is deposited in the recess portion 193A (the recess portion 193B) and onthe side surface of the opening 191 shown in FIG. 19A.

For the semiconductor 153, a material containing the metal oxidedescribed in Embodiment 3 is used.

In the subsequent step, as illustrated in FIG. 20A, the semiconductor153 positioned in the opening 191 is removed by resist mask formationand etching treatment or the like so that only the semiconductor 153 inthe recess portion 193A (the recess portion 193B) remains, and thesemiconductor 153 a (the semiconductor 153 b) is formed. At the sametime as or after this process, etching treatment is performed so thatthe conductor 132A (the conductor 132B) is removed to form the recessportion 192A (the recess portion 192B).

Next, as in the step of FIG. 16B, the insulator 102 is formed on theside surface of the opening 191 so as to cover the semiconductor 153 a(the semiconductor 153 b). When a material containing a metal oxide isused for the semiconductor 153 a (the semiconductor 153 b), by thecontact between the semiconductor 153 a (the semiconductor 153 b) andthe insulator 102, impurities such as hydrogen or water included in theinsulator 102 are diffused into the semiconductor 153 a (thesemiconductor 153 b). Moreover, by the contact between the semiconductor153 a and the conductor 133 a (between the semiconductor 153 b and theconductor 133 b), impurities such as hydrogen or water included in theconductor 133 a (the conductor 133 b) are diffused into thesemiconductor 153 a (the semiconductor 153 b). That is, thesemiconductor 153 a (the semiconductor 153 b) has a function ofcapturing impurities such as hydrogen or water. Thus, the resistance ofthe semiconductor 153 a (the semiconductor 153 b) is lowered, and thesemiconductor 153 a (the semiconductor 153 b) can function as the gateelectrode of the transistor WTr. Subsequently, the same steps as inFIGS. 17A, 17B, and 18A are performed, whereby the semiconductor deviceillustrated in FIG. 20B can be completed.

As another example, in one embodiment of the present invention, thestructure of the gate electrode of the transistor RTr can be changedfrom that in FIG. 18A in order to reduce the electrical resistancebetween the gate electrode of the transistor RTr and the first or secondterminal of the transistor WTr in FIG. 1C. FIGS. 21A and 21B illustratean example of a method for manufacturing such a semiconductor device.FIG. 21A illustrates a step of removing the insulators 101A to 101E aswell as the conductor 132A (the conductor 132B) on the side surface ofthe opening 191 in the state of FIG. 15A and forming a recess portion194B (recess portions 194A and 194C). Here, materials for the conductor132A (the conductor 132B) and the insulators 101A to 101E are selectedsuch that the conductor 132A (the conductor 132B) and the insulators101A to 101E are selectively removed in the stack 100, i.e., such thatthe conductor 132A (the conductor 132B) and the insulators 101A to 101Ehave a higher etching rate than the conductor 131A (the conductor 131B).

Alternatively, the recess portion 194B (the recess portions 194A and194C) may be formed as follows: in the step of manufacturing thesemiconductor device in FIG. 14A, a sacrificial layer is provided in aregion where the opening 191 and the recess portion 194B (the recessportions 194A and 194C) are to be formed, and then the opening 191 andthe recess portion 194B (the recess portions 194A and 194C) are formedtogether in the step of manufacturing the semiconductor device in FIG.14B. Alternatively, the recess portion 194B (the recess portions 194Aand 194C) may be formed by itself when the opening 191 is formed withouta sacrificial layer.

In FIG. 21A, in the recess portion 194B (the recess portions 194A and194C), the conductor 132A (the conductor 132B) is removed deeper thanthe insulators 101B and 101C (the insulator 101A, the insulators 101Dand 101E); alternatively, the insulators 101B and 101C (the insulator101A, the insulators 101D and 101E) may be removed deeper than theconductor 132A (the conductor 132B). Moreover, the insulators 101B and101C (the insulator 101A, the insulators 101D and 101E) and theconductor 132A (the conductor 132B) may be formed to have the samedepth.

FIG. 21B illustrates a structure example of the semiconductor devicemanufactured through the step in FIG. 21A. After the step in FIG. 21A,the conductor 133 is deposited so as to fill the recess portion 194B(the recess portions 194A and 194C), whereby the gate electrode of thetransistor RTr is formed. FIG. 21B shows the conductor 133 a, theconductor 133 b, and a conductor 133 c that function as the gateelectrode of the transistor RTr. Subsequently, the same steps as inFIGS. 17A, 17B, and 18A are performed, so that the semiconductor devicein FIG. 21B can be completed. In this semiconductor device, the contactarea between the semiconductor 151 and the conductor 133 a (theconductor 133 b) is larger than that in the semiconductor device of FIG.18A. When a material containing a metal oxide is used for thesemiconductor 151 in the semiconductor device of FIG. 21B, theelectrical resistance between the first or second terminal of thetransistor WTr and the gate of the transistor RTr can be reduced becausethe semiconductor device does not include the region 151 b shown in FIG.18A.

Manufacturing Method Example 2

Here, a structure example of the semiconductor device in this embodimentthat is different from that in Manufacturing method example 1 will bedescribed with reference to FIGS. 22A and 22B, FIGS. 23A and 23B, andFIGS. 24A and 24B.

Like FIGS. 14A to 18B, FIGS. 22A to 24B are cross-sectional views forillustrating an example of manufacturing the semiconductor device inFIG. 1C, and are specifically cross-sectional views of the transistorWTr and the transistor RTr in the channel length direction. In thecross-sectional views of FIGS. 22A to 24B, some components are notillustrated for simplification, as in FIGS. 14A to 18B.

The description for FIGS. 14A to 15B in Manufacturing method example 1is referred to for the first steps.

A step illustrated in FIG. 22A is subsequent to the step in FIG. 15B. InFIG. 22A, the semiconductor 151 is deposited in the recess portions andon the side surface of the opening 191 shown in FIG. 15B. That is, thesemiconductor 151 is formed on the insulator 102.

For the semiconductor 151, a semiconductor described in Embodiment 3 ispreferably used.

In the next step, as illustrated in FIG. 22B, the conductor 133 isdeposited in the recess portions and on the side surface of the opening191 shown in FIG. 22A.

The description of the conductor 133 in Manufacturing method example 1is referred to for the conductor 133.

In the subsequent step, as illustrated in FIG. 23A, the conductor 133positioned in the opening 191 is removed by resist mask formation andetching treatment or the like so that only the conductor 133 in therecess portions remains. Thus, the conductor 133 a and the conductor 133b are formed. Note that at this time, part of the semiconductor 151 maybe removed as long as the insulator 102 is not exposed at the opening191.

Note that the description of FIG. 14B is referred to for the resist maskformation and etching treatment.

The conductor 133 a (the conductor 133 b) functions as the otherelectrode of the capacitor CS in FIG. 1C. That is, the capacitor CS isformed in the region 181A (the region 181B) illustrated in FIG. 23A.

The description of the semiconductor 151 in Manufacturing method example1 is referred to for the semiconductor 151. When the semiconductor 151contains a metal oxide, the semiconductor 151 can be divided into theregion 151 a, the region 151 b, and the region 151 c. The description ofthe regions 151 a, 151 b, and 151 c in Manufacturing method example 1 isreferred to for the regions 151 a, 151 b, and 151 c.

In the next step, as illustrated in FIG. 23B, the insulator 103 isdeposited on the conductor 133 a, the conductor 133 b, and thesemiconductor 151 on the side surface of the opening 191, and then thesemiconductor 152 is deposited on the insulator 103.

The description of the insulator 103 in Manufacturing method example 1is referred to for the insulator 103.

The description of the semiconductor 152 in Manufacturing method example1 is referred to for the semiconductor 152.

In the region 182A (the region 182B) illustrated in FIG. 23B, thetransistor WTr in FIG. 1C is formed. Specifically, in the region 182A(the region 182B), the region 151 a of the semiconductor 151 functionsas the channel formation region of the transistor WTr, two regions 151 bof the semiconductor 151 function as the source electrode and the drainelectrode of the transistor WTr, and the conductor 132A functions as thegate electrode of the transistor WTr. When a material containing a metaloxide is used for the semiconductor 151, the transistor WTr is an OStransistor.

In the next step, as illustrated in FIG. 24A, the insulator 104 isdeposited on the semiconductor 152, and the conductor 134 is depositedto fill the remaining opening 191.

The description of the insulator 104 in Manufacturing method example 1is referred to for the insulator 104.

The description of the conductor 134 in Manufacturing method example 1is referred to for the conductor 134.

In the region 183A (the region 183B) illustrated in FIG. 24A, thetransistor RTr in FIG. 1C is formed. Specifically, in the region 183A(the region 183B), the region 151 c and two regions 151 b of thesemiconductor 151 and the conductor 133 a (the conductor 133 b) functionas the gate electrode of the transistor RTr, the semiconductor 152functions as the channel formation region of the transistor RTr, and theconductor 134 functions as a backgate electrode of the transistor RTr.When the semiconductor 152 is a material containing a metal oxide, thetransistor RTr is an OS transistor.

Through the steps from FIG. 14A to FIG. 15B and from FIGS. 22A to 24A,the semiconductor device illustrated in FIG. 1C can be manufactured.

One embodiment of the present invention is not limited to the structureexample of the semiconductor device illustrated in FIG. 24A. In oneembodiment of the present invention, the structure of the semiconductordevice in FIG. 24A can be appropriately changed depending on thecircumstances or conditions or as needed.

For example, as described above, one embodiment of the present inventioncan be a semiconductor device in which the transistor WTr and thetransistor RTr are not provided with a backgate as illustrated in FIG.1A. To manufacture the semiconductor device in FIG. 1A, a step shown inFIG. 24B instead of the step shown in FIG. 24A is performed in theprocess of manufacturing the semiconductor device in FIG. 1C. FIG. 24Billustrates a step for depositing an insulator 105, instead of theconductor 134 in FIG. 24A, to fill the opening 191. For the insulator105, a material usable for the insulator 104 can be used, for example.

As another example, in one embodiment of the present invention, thestructure of the gate electrode of the transistor WTr can be changedfrom that in FIG. 24A in order to improve the switching characteristicsof the transistor WTr. FIG. 25 illustrates a structure example of thesemiconductor device. To manufacture the semiconductor device in FIG.25, the semiconductor 153 a (the semiconductor 153 b) is formed so as tofill the recess portion 193A (the recess portion 193B) as in thestructure example of FIG. 20B in Manufacturing method example 1. Next,the insulator 102 is formed on the side surface of the opening 191 so asto cover the semiconductor 153 a (the semiconductor 153 b). Then, thesame steps as in FIGS. 22A to 24A are performed, whereby thesemiconductor device illustrated in FIG. 25 can be completed. Note thatthe description for FIGS. 19A to 20B in Manufacturing method example 1is referred to for the effects of the structure in FIG. 25.

As another example, in one embodiment of the present invention, thestructure of the gate electrode of the transistor RTr can be changedfrom that in FIG. 24A in order to reduce the electrical resistancebetween the gate electrode of the transistor RTr and the first or secondterminal of the transistor WTr in FIG. 1C. FIG. 26 illustrates astructure example of the semiconductor device. To manufacture thesemiconductor device in FIG. 26, the structure illustrated in FIG. 21Aof Manufacturing method example 1 is prepared. Subsequently, the samesteps as in FIGS. 22A to 24A are performed, whereby the semiconductordevice illustrated in FIG. 26 can be completed. Note that thedescription for FIG. 21B in Manufacturing method example 1 is referredto for the effects of the structure in FIG. 26.

According to Manufacturing method example 1 or 2 described above, asemiconductor device capable of retaining a large amount of data can bemanufactured.

Here, FIG. 27 illustrates a structure in which the region SD2 of thesemiconductor device in FIG. 13B employs the cross-sectional structureof the semiconductor device in FIG. 18A (having the circuitconfiguration in FIG. 1C). Note that the region SD1 corresponds to thememory cells MC. As illustrated in FIG. 27, an opening is provided topenetrate the structure body in which the conductors serving as thewiring RWL and the wiring WWL and the insulator are stacked, and thesemiconductor device is manufactured according to Manufacturing methodexample 1 or 2 described above, whereby the circuit configuration inFIG. 1C can be obtained.

<Connection Examples with Peripheral Circuit>

A peripheral circuit for the memory cell array, such as a read circuitor a precharge circuit, may be provided below the semiconductor deviceshown in Manufacturing method example 1 or 2. In this case, Sitransistors are formed on a silicon substrate or the like to configurethe peripheral circuit, and then the semiconductor device of oneembodiment of the present invention is formed over the peripheralcircuit according to Manufacturing method example 1 or 2. FIG. 28A is across-sectional view in which the peripheral circuit is formed usingplanar Si transistors and the semiconductor device of one embodiment ofthe present invention is formed over the peripheral circuit. FIG. 29A isa cross-sectional view in which the peripheral circuit is formed usingFIN-type Si transistors and the semiconductor device of one embodimentof the present invention is formed over the peripheral circuit. As anexample, the semiconductor device illustrated in each of FIGS. 28A and29A has the structure in FIG. 18A.

In FIGS. 28A and 29A, the Si transistors configuring the peripheralcircuit are formed on a substrate 1700. An element separation layer 1701is provided between a plurality of Si transistors. Conductors 1712 areformed as a source and a drain of the Si transistor. Although not shown,a conductor 1730 extends in the channel width direction to be connectedto another Si transistor or the conductor 1712.

As the substrate 1700, a single crystal semiconductor substrate or apolycrystalline semiconductor substrate of silicon or silicon carbide, acompound semiconductor substrate of silicon germanium, an SOI substrate,or the like can be used.

Alternatively, a glass substrate, a quartz substrate, a plasticsubstrate, a metal substrate, a flexible substrate, an attachment film,paper including a fibrous material, or a base film, for example, may beused as the substrate 1700. Alternatively, a semiconductor element maybe formed using one substrate and then transferred to another substrate.FIGS. 28A and 29A show examples where a single crystal silicon wafer isused as the substrate 1700.

Here, the details of the Si transistors are described. FIG. 28A shows across section of the planar Si transistor in the channel lengthdirection, and FIG. 28B shows its cross section in the channel widthdirection. The Si transistor includes a channel formation region 1793 ina well 1792, low-concentration impurity regions 1794 andhigh-concentration impurity regions 1795 (also collectively referred tosimply as impurity regions), conductive regions 1796 in contact with theimpurity regions, a gate insulating film 1797 over the channel formationregion 1793, a gate electrode 1790 over the gate insulating film 1797,and sidewall insulating layers 1798 and 1799 on side surfaces of thegate electrode 1790. Note that the conductive region 1796 may be formedusing metal silicide or the like.

FIG. 29A shows a cross section of the FIN-type Si transistor in thechannel length direction, and FIG. 29B shows its cross section in thechannel width direction. In the Si transistor illustrated in FIGS. 29Aand 29B, the channel formation region 1793 has a projecting portion, andthe gate insulating film 1797 and the gate electrode 1790 are providedalong side and top surfaces of the channel formation region 1793.Although the projecting portion is formed by processing of part of thesemiconductor substrate in this embodiment, a semiconductor layer with aprojecting portion may be formed by processing of an SOI substrate. Notethat the reference numerals in FIGS. 29A and 29B are the same as thosein FIGS. 28A and 28B.

Note that the insulators, conductors, semiconductors, and the likedisclosed in this specification and the like can be formed by a physicalvapor deposition (PVD) method or a chemical vapor deposition (CVD)method. Examples of a PVD method include a sputtering method, aresistance heating evaporation method, an electron beam evaporationmethod, and a pulsed laser deposition (PLD) method. Examples of a CVDmethod include a plasma CVD method and a thermal CVD method. Examples ofa thermal CVD method include a metal organic chemical vapor deposition(MOCVD) method and an atomic layer deposition (ALD) method.

Since plasma is not used for deposition, a thermal CVD method has anadvantage that no defect due to plasma damage is generated.

Deposition by a thermal CVD method may be performed in such a mannerthat a source gas and an oxidizer are supplied to a chamber at a time,the pressure in the chamber is set to an atmospheric pressure or areduced pressure, and the source gas and the oxidizer react with eachother in the vicinity of a substrate or over the substrate.

Deposition by an ALD method may be performed in such a manner that thepressure in a chamber is set to an atmospheric pressure or a reducedpressure, source gases for reaction are sequentially introduced into thechamber, and then the sequence of the gas introduction is repeated. Forexample, two or more kinds of source gases are sequentially supplied tothe chamber by switching of corresponding switching valves (alsoreferred to as high-speed valves) such that the source gases are notmixed. For example, a first source gas is introduced, an inert gas(e.g., argon or nitrogen) or the like is introduced at the same time asor after the introduction of the first source gas, and then a secondsource gas is introduced. Note that in the case where the first sourcegas and the inert gas are introduced at a time, the inert gas serves asa carrier gas, and the inert gas may also be introduced at the same timeas the introduction of the second source gas. Alternatively, the firstsource gas may be exhausted by vacuum evacuation instead of theintroduction of the inert gas, and then the second source gas may beintroduced. The first source gas is adsorbed on a surface of a substrateto form a first thin layer, and then the second source gas is introducedto react with the first thin layer; thus, a second thin layer is stackedover the first thin layer, and a thin film is formed as a result. Thesequence of the gas introduction is controlled and repeated a pluralityof times until a desired thickness is obtained, whereby a thin film withexcellent step coverage can be formed. The thickness of the thin filmcan be adjusted by the number of repetition times of the sequence of thegas introduction; therefore, an ALD method makes it possible to adjust athickness accurately and thus is suitable for manufacturing a minuteFET.

A variety of films such as the metal film, the semiconductor film, andthe inorganic insulating film disclosed in this embodiment and theforegoing embodiment can be formed by a thermal CVD method such as aMOCVD method or an ALD method. For example, to form an In—Ga—Zn—O film,trimethylindium (In(CH₃)₃), trimethylgallium (Ga(CH₃)₃), anddimethylzinc (Zn(CH₃)₂) are used. Without limitation to the abovecombination, triethylgallium (Ga(C₂H₅)₃) can be used instead oftrimethylgallium, and diethylzinc (Zn(C₂H₅)₂) can be used instead ofdimethylzinc.

For example, when a hafnium oxide film is formed by a depositionapparatus employing ALD, two kinds of gases, i.e., ozone (O₃) as anoxidizer and a source gas obtained by vaporization of liquid containinga solvent and a hafnium precursor compound (hafnium alkoxide or hafniumamide such as tetrakis(dimethylamide)hafnium (TDMAH, Hf[N(CH₃)₂]₄)) areused. Alternatively, tetrakis(ethylmethylamide)hafnium may be used, forinstance.

For example, when an aluminum oxide film is formed by a depositionapparatus employing ALD, two kinds of gases, e.g., H₂O as an oxidizerand a source gas obtained by vaporization of liquid containing a solventand an aluminum precursor compound (e.g., trimethylaluminum (TMA,Al(CH₃)₃)) are used. Alternatively, tris(dimethylamide)aluminum,triisobutylaluminum, aluminumtris(2,2,6,6-tetramethyl-3,5-heptanedionate), or the like may be used.

For example, when a silicon oxide film is formed by a depositionapparatus using ALD, hexachlorodisilane is adsorbed on a surface wherethe film is to be formed, and radicals of an oxidizing gas (e.g., O₂ ordinitrogen monoxide) are supplied to react with the adsorbate.

For example, when a tungsten film is formed by a deposition apparatususing ALD, a WF₆ gas and a B₂H₆ gas are sequentially introduced to forman initial tungsten film, and then a WF₆ gas and an H₂ gas aresequentially introduced to form a tungsten film. Note that a SiH₄ gasmay be used instead of a B₂H₆ gas.

For example, when an oxide semiconductor film, e.g., an In—Ga—Zn—O filmis formed by a deposition apparatus employing ALD, an In(CH₃)₃ gas andan O₃ gas) are sequentially introduced to form an In—O layer, a Ga(CH₃)₃gas and an O₃ gas) are sequentially introduced to form a GaO layer, andthen a Zn(CH₃)₂ gas and an O₃ gas) are sequentially introduced to form aZnO layer. Note that the order of these layers is not limited to thisexample. A mixed oxide layer such as an In—Ga—O layer, an In—Zn—O layer,or a Ga—Zn—O layer may be formed with the use of these gases. Note thatalthough an H₂O gas that is obtained by bubbling water with an inert gassuch as Ar may be used instead of an O₃ gas), it is preferable to use anO₃ gas), which does not contain H. Furthermore, an In(C₂H₅)₃ gas may beused instead of an In(CH₃)₃ gas. A Ga(C₂H₅)₃ gas may be used instead ofa Ga(CH₃)₃ gas. Moreover, a Zn(CH₃)₂ gas may be used.

Note that at least two of the structure examples of the semiconductordevice described in this embodiment can be combined as appropriate.

Note that this embodiment can be combined with any of the otherembodiments in this specification as appropriate.

Embodiment 3

In this embodiment, a metal oxide contained in a channel formationregion of the OS transistor used in the foregoing embodiment will bedescribed.

The metal oxide preferably contains at least indium or zinc, andparticularly preferably contains both indium and zinc. In addition, themetal oxide preferably contains aluminum, gallium, yttrium, tin, or thelike. Furthermore, the metal oxide may contain one or more elementsselected from boron, silicon, titanium, iron, nickel, germanium,zirconium, molybdenum, lanthanum, cerium, neodymium, hafnium, tantalum,tungsten, magnesium, and the like.

Here, the case where the metal oxide is an In-M-Zn oxide containingindium, an element M, and zinc is considered. The element M is aluminum,gallium, yttrium, tin, or the like. Other elements that can be used asthe element M include boron, silicon, titanium, iron, nickel, germanium,zirconium, molybdenum, lanthanum, cerium, neodymium, hafnium, tantalum,tungsten, and magnesium. Note that two or more of the above elements maybe used in combination as the element M.

Next, preferred ranges of the atomic ratio of indium, the element M, andzinc contained in the metal oxide according to the present inventionwill be described with reference to FIGS. 30A to 30C. Note that theproportion of oxygen atoms is not shown in FIGS. 30A to 30C. The termsof the atomic ratio of indium, the element M, and zinc contained in themetal oxide are denoted by [In], [M], and [Zn], respectively.

In FIGS. 30A to 30C, broken lines indicate a line where the atomic ratio[In]:[M]:[Zn] is (1+α):(1−α):1, where −1≤α≤1, a line where the atomicratio [In]:[M]: [Zn] is (1+α):(1−α):2, a line where the atomic ratio[In]:[M]:[Zn] is (1+α):(1−α):3, a line where the atomic ratio[In]:[M]:[Zn] is (1+α):(1−α):4, and a line where the atomic ratio[In]:[M]:[Zn] is (1+α):(1−α):5.

Dashed-dotted lines indicate a line where the atomic ratio [In]:[M]:[Zn]is 5:1:β, where β≥0, a line where the atomic ratio [In]:[M]:[Zn] is2:1:β, a line where the atomic ratio [In]:[M]:[Zn] is 1:1:β, a linewhere the atomic ratio [In]:[M]:[Zn] is 1:2:β, a line where the atomicratio [In]:[M]:[Zn] is 1:3: β, and a line where the atomic ratio[In]:[M]:[Zn] is 1:4:β.

A metal oxide having an atomic ratio [In]:[M]:[Zn] of 0:2:1 or around0:2:1 in FIGS. 30A to 30C tends to have a spinel crystal structure.

A plurality of phases (e.g., two phases or three phases) exist in themetal oxide in some cases. For example, with an atomic ratio[In]:[M]:[Zn] that is close to 0:2:1, two phases of a spinel crystalstructure and a layered crystal structure are likely to exist. Inaddition, with an atomic ratio [In]:[M]:[Zn] that is close to 1:0:0, twophases of a bixbyite crystal structure and a layered crystal structureare likely to exist. In the case where a plurality of phases exist inthe metal oxide, a grain boundary might be formed between differentcrystal structures.

A region A in FIG. 30A shows an example of the preferred ranges of theatomic ratio of indium to the element M and zinc contained in a metaloxide.

A metal oxide with a higher content of indium can have high carriermobility (electron mobility). Therefore, a metal oxide with a highindium content has higher carrier mobility than a metal oxide with a lowindium content.

In contrast, when the indium content and the zinc content in a metaloxide become lower, the carrier mobility becomes lower. Thus, with anatomic ratio [In]:[M]:[Zn] of 0:1:0 or around 0:1:0 (e.g., a region C inFIG. 30C), insulation performance becomes better.

Accordingly, a metal oxide of one embodiment of the present inventionpreferably has an atomic ratio represented by the region A in FIG. 30A.With such an atomic ratio, a layered structure with high carriermobility and a few grain boundaries is easily obtained.

A metal oxide with an atomic ratio in the region A, particularly in aregion B in FIG. 30B, is excellent because it easily becomes ac-axis-aligned crystalline oxide semiconductor (CAAC-OS) and has highcarrier mobility.

The CAAC-OS has c-axis alignment, its nanocrystals are connected in thea-b plane direction, and its crystal structure has distortion. Note thatthe distortion is a portion where the direction of a lattice arrangementchanges between a region with a regular lattice arrangement and anotherregion with a regular lattice arrangement in a region where nanocrystalsare connected.

The shape of the nanocrystal is basically hexagon. However, the shape isnot always a regular hexagon and is a non-regular hexagon in some cases.A pentagonal lattice arrangement, a heptagonal lattice arrangement, andthe like are sometimes included in the distortion. Note that a cleargrain boundary cannot be observed even in the vicinity of distortion inthe CAAC-OS. That is, formation of a grain boundary is inhibited by thedistortion of a lattice arrangement. This is probably because theCAAC-OS can tolerate distortion owing to a low-density arrangement ofoxygen atoms in the ab plane direction, an interatomic bond distancechanged by substitution of a metal element, and the like.

The CAAC-OS is a metal oxide with high crystallinity. In the CAAC-OS, areduction in electron mobility due to the grain boundary is less likelyto occur because a clear grain boundary cannot be observed. Entry ofimpurities, formation of defects, or the like might decrease thecrystallinity of a metal oxide. This means that the CAAC-OS is a metaloxide having small amounts of impurities and defects (e.g., oxygenvacancies). Thus, a metal oxide including the CAAC-OS is physicallystable. Therefore, the metal oxide including the CAAC-OS is resistant toheat and has high reliability.

Note that the region B includes an atomic ratio [In]:[M]:[Zn] of 4:2:3to 4:2:4.1 and in the neighborhood thereof. The neighborhood includes anatomic ratio [In]:[M]:[Zn] of 5:3:4, for example. The region B alsoincludes an atomic ratio [In]:[M]:[Zn] of 5:1:6 and in the neighborhoodthereof and an atomic ratio [In]:[M]:[Zn] of 5:1:7 and in theneighborhood thereof.

Note that the properties of a metal oxide are not uniquely determined bythe atomic ratio. Even with the same atomic ratio, the properties of ametal oxide might differ depending on a formation condition. Forexample, when the metal oxide is formed with a sputtering apparatus, afilm having an atomic ratio deviated from the atomic ratio of a targetis formed. In particular, [Zn] in the film might be smaller than [Zn] inthe target depending on the substrate temperature in deposition. Thus,the illustrated regions each represent an atomic ratio with which ametal oxide tends to have specific properties, and boundaries of theregions A to C are not clear.

Note that this embodiment can be combined with any of the otherembodiments in this specification as appropriate.

Embodiment 4

In this embodiment, a CPU that can include the semiconductor device ofthe foregoing embodiment will be described.

FIG. 31 is a block diagram illustrating a configuration example of a CPUincluding the semiconductor device described in Embodiment 1.

The CPU illustrated in FIG. 31 includes, over a substrate 1190, anarithmetic logic unit (ALU) 1191, an ALU controller 1192, an instructiondecoder 1193, an interrupt controller 1194, a timing controller 1195, aregister 1196, a register controller 1197, a bus interface (bus I/F)1198, a rewritable ROM 1199, and a ROM interface (ROM I/F) 1189. Asemiconductor substrate, an SOI substrate, a glass substrate, or thelike is used as the substrate 1190. The ROM 1199 and the ROM interface1189 may be provided over a separate chip. Needless to say, the CPU inFIG. 31 is just an example with a simplified configuration, and anactual CPU has a variety of configurations depending on the application.For example, a CPU may have a GPU-like configuration where a pluralityof cores each including the CPU in FIG. 31 or an arithmetic circuitoperate in parallel. The number of bits that the CPU can handle with aninternal arithmetic circuit or a data bus can be 8, 16, 32, or 64, forexample.

An instruction that is input to the CPU through the bus interface 1198is input to the instruction decoder 1193 and decoded therein, and theninput to the ALU controller 1192, the interrupt controller 1194, theregister controller 1197, and the timing controller 1195.

The ALU controller 1192, the interrupt controller 1194, the registercontroller 1197, and the timing controller 1195 conduct various controlsin accordance with the decoded instruction. Specifically, the ALUcontroller 1192 generates signals for controlling the operation of theALU 1191. While the CPU is executing a program, the interrupt controller1194 processes an interrupt request from an external input/output deviceor a peripheral circuit depending on its priority or a mask state. Theregister controller 1197 generates an address of the register 1196, andreads/writes data from/to the register 1196 in accordance with the stateof the CPU.

The timing controller 1195 generates signals for controlling operationtimings of the ALU 1191, the ALU controller 1192, the instructiondecoder 1193, the interrupt controller 1194, and the register controller1197. For example, the timing controller 1195 includes an internal clockgenerator for generating an internal clock signal on the basis of areference clock signal, and supplies the internal clock signal to theabove circuits.

In the CPU illustrated in FIG. 31, memory cells are provided in theregister 1196. The transistor described in the foregoing embodiment canbe used in the memory cell of the register 1196.

In the CPU in FIG. 31, the register controller 1197 selects the type ofretention operation in the register 1196 in accordance with aninstruction from the ALU 1191. That is, the register controller 1197selects whether data is held by a flip-flop or by a capacitor in thememory cell included in the register 1196. When data retention by theflip-flop is selected, power supply voltage is supplied to the memorycell in the register 1196. When data retention by the capacitor isselected, the data is rewritten into the capacitor, and supply of powersupply voltage to the memory cell in the register 1196 can be stopped.

Note that this embodiment can be combined with any of the otherembodiments in this specification as appropriate.

Embodiment 5

The memory device of the foregoing embodiment can be used for removablememory devices such as memory cards (e.g., SD cards), universal serialbus (USB) memories, and solid state drives (SSD). In this embodiment,some structure examples of removable memory devices will be describedwith reference to FIGS. 32A to 32E.

FIG. 32A is a schematic diagram of a USB memory. A USB memory 5100includes a housing 5101, a cap 5102, a USB connector 5103, and asubstrate 5104. The substrate 5104 is held in the housing 5101. Thesubstrate 5104 is provided with a memory device and a circuit fordriving the memory device. For example, the substrate 5104 is providedwith a memory chip 5105 and a controller chip 5106. The memory cellarray 2610, the word line driver circuit 2622, the row decoder 2621, thesense amplifier 2633, the precharge circuit 2632, the column decoder2631, and the like, which are described in Embodiment 2, areincorporated into the memory chip 5105. A processor, a work memory, anECC circuit, and the like are specifically incorporated into thecontroller chip 5106. Note that the circuit configurations of the memorychip 5105 and the controller chip 5106 are not limited to thosedescribed above and can be changed as appropriate depending oncircumstances or conditions. For example, the word line driver circuit2622, the row decoder 2621, the sense amplifier 2633, the prechargecircuit 2632, and the column decoder 2631 may be incorporated into notthe memory chip 5105 but the controller chip 5106. The USB connector5103 functions as an interface for connection to an external device.

FIG. 32B is a schematic external diagram of an SD card, and FIG. 32C isa schematic diagram illustrating the internal structure of the SD card.An SD card 5110 includes a housing 5111, a connector 5112, and asubstrate 5113. The connector 5112 functions as an interface forconnection to an external device. The substrate 5113 is held in thehousing 5111. The substrate 5113 is provided with a memory device and acircuit for driving the memory device. For example, the substrate 5113is provided with a memory chip 5114 and a controller chip 5115. Thememory cell array 2610, the word line driver circuit 2622, the rowdecoder 2621, the sense amplifier 2633, the precharge circuit 2632, thecolumn decoder 2631, and the like, which are described in Embodiment 2,are incorporated into the memory chip 5114. A processor, a work memory,an ECC circuit, and the like are incorporated into the controller chip5115. Note that the circuit configurations of the memory chip 5114 andthe controller chip 5115 are not limited to those described above andcan be changed as appropriate depending on circumstances or conditions.For example, the word line driver circuit 2622, the row decoder 2621,the sense amplifier 2633, the precharge circuit 2632, and the columndecoder 2631 may be incorporated into not the memory chip 5114 but thecontroller chip 5115.

When the memory chip 5114 is also provided on the back side of thesubstrate 5113, the capacity of the SD card 5110 can be increased. Inaddition, a wireless chip with a radio communication function may beprovided on the substrate 5113. This structure enables wirelesscommunication between an external device and the SD card 5110, making itpossible to write/read data to/from the memory chip 5114.

FIG. 32D is a schematic external diagram of an SSD, and FIG. 32E is aschematic diagram illustrating the internal structure of the SSD. An SSD5150 includes a housing 5151, a connector 5152, and a substrate 5153.The connector 5152 functions as an interface for connection to anexternal device. The substrate 5153 is held in the housing 5151. Thesubstrate 5153 is provided with a memory device and a circuit fordriving the memory device. For example, the substrate 5153 is providedwith a memory chip 5154, a memory chip 5155, and a controller chip 5156.The memory cell array 2610, the word line driver circuit 2622, the rowdecoder 2621, the sense amplifier 2633, the precharge circuit 2632, thecolumn decoder 2631, and the like, which are described in Embodiment 2,are incorporated into the memory chip 5154. When the memory chip 5154 isalso provided on the back side of the substrate 5153, the capacity ofthe SSD 5150 can be increased. A work memory is incorporated into thememory chip 5155. For example, a DRAM chip can be used as the memorychip 5155. A processor, an ECC circuit, and the like are incorporatedinto the controller chip 5156. Note that the circuit configurations ofthe memory chip 5154, the memory chip 5155, and the controller chip 5115are not limited to those described above and can be changed asappropriate depending on circumstances or conditions. For example, amemory functioning as a work memory may also be provided in thecontroller chip 5156.

Note that this embodiment can be combined with any of the otherembodiments in this specification as appropriate.

Embodiment 6

In this embodiment, examples of electronic devices in which the memorydevice of the foregoing embodiment can be used will be described.

<Laptop Personal Computer>

FIG. 33A illustrates a laptop personal computer including a housing5401, a display portion 5402, a keyboard 5403, a pointing device 5404,and the like. The memory device of one embodiment of the presentinvention can be provided in the laptop personal computer.

<Smart Watch>

FIG. 33B illustrates a smart watch that is one of wearable terminals.The smart watch includes a housing 5901, a display portion 5902,operation buttons 5903, an operator 5904, a band 5905, and the like. Thememory device of one embodiment of the present invention can be providedin the smart watch. A display device with a position input function maybe used for the display portion 5902. The position input function can beadded by provision of a touch panel in a display device. Alternatively,the position input function can be added by provision of a photoelectricconversion element called a photosensor in a pixel area of a displaydevice. As the operation buttons 5903, any of a power switch foractivating the smart watch, a button for operating an application of thesmart watch, a volume control button, a switch for turning on or off thedisplay portion 5902, and the like can be provided. Although the smartwatch illustrated in FIG. 33B includes two operation buttons 5903, thenumber of operation buttons included in the smart watch is not limitedto two. The operator 5904 functions as a crown used for setting the timeon the smart watch. The operator 5904 may be used as an input interfacefor operating an application of the smart watch as well as the crown fortime adjustment. Although the smart watch in FIG. 33B includes theoperator 5904, one embodiment of the present invention is not limitedthereto and does not necessarily include the operator 5904.

<Video Camera>

FIG. 33C illustrates a video camera including a first housing 5801, asecond housing 5802, a display portion 5803, operation keys 5804, a lens5805, a joint 5806, and the like. The memory device of one embodiment ofthe present invention can be provided in the video camera. The operationkeys 5804 and the lens 5805 are provided in the first housing 5801, andthe display portion 5803 is provided in the second housing 5802. Thefirst housing 5801 and the second housing 5802 are connected to eachother with the joint 5806, and the angle between the first housing 5801and the second housing 5802 can be changed with the joint 5806. Imagesdisplayed on the display portion 5803 may be switched in accordance withthe angle at the joint 5806 between the first housing 5801 and thesecond housing 5802.

<Mobile Phone>

FIG. 33D illustrates a mobile phone having a function of an informationterminal. The mobile phone includes a housing 5501, a display portion5502, a microphone 5503, a speaker 5504, and operation buttons 5505. Thememory device of one embodiment of the present invention can be providedin the mobile phone. A display device with a position input function maybe used for the display portion 5502. The position input function can beadded by provision of a touch panel in a display device. Alternatively,the position input function can be added by provision of a photoelectricconversion element called a photosensor in a pixel area of a displaydevice. As the operation buttons 5505, any of a power switch foractivating the mobile phone, a button for operating an application ofthe mobile phone, a volume control button, a switch for turning on oroff the display portion 5502, and the like can be provided.

Although the mobile phone illustrated in FIG. 33D includes two operationbuttons 5505, the number of operation buttons included in the mobilephone is not limited to two. Although not illustrated, the mobile phonein FIG. 33D may include a light-emitting device used for a flashlight ora lighting purpose.

<Television Device>

FIG. 33E is a perspective view illustrating a television device. Thetelevision device includes a housing 9000, a display portion 9001, aspeaker 9003, an operation key 9005 (including a power switch or anoperation switch), a connection terminal 9006, a sensor 9007 (a sensorhaving a function of measuring force, displacement, position, speed,acceleration, angular velocity, rotational frequency, distance, light,liquid, magnetism, temperature, chemical substance, sound, time,hardness, electric field, current, voltage, power, radiation, flow rate,humidity, gradient, oscillation, odor, or infrared rays), and the like.The memory device of one embodiment of the present invention can beprovided in the television device. The television device can include thedisplay portion 9001 with a large screen of, for example, 50 inches ormore or 100 inches or more.

<Vehicle>

The memory device described above can also be used around a driver'sseat in a car, which is a vehicle.

As an example, FIG. 33F illustrates a front glass and its vicinityinside a car. FIG. 33F shows a display panel 5701, a display panel 5702,and a display panel 5703 that are attached to a dashboard and a displaypanel 5704 that is attached to a pillar.

The display panels 5701 to 5703 can provide a variety of kinds ofinformation such as navigation information, a speedometer, a tachometer,a mileage, a fuel meter, a gearshift indicator, and air-conditionsetting. Items shown on the display panel, their layout, and the likecan be changed as appropriate to suit the user's preferences, resultingin more sophisticated design. The display panels 5701 to 5703 can alsobe used as lighting devices.

The display panel 5704 can compensate for the view obstructed by thepillar (blind areas) by showing an image taken by an imaging unitprovided for the car body. That is, displaying an image taken by theimaging unit provided on the outside of the car body leads toelimination of blind areas and enhancement of safety. Moreover, showingan image to compensate for the area that a driver cannot see makes itpossible for the driver to confirm safety more easily and comfortably.The display panel 5704 can also be used as a lighting device.

The memory device of one embodiment of the present invention can beprovided in the vehicle. The memory device of one embodiment of thepresent invention can be used, for example, for a frame memory thattemporarily stores image data used to display images on the displaypanels 5701 to 5704, or a memory device that stores a program fordriving a system included in the vehicle.

Although not shown, each of the electronic devices illustrated in FIGS.33A, 33B, 33C, 33E, and 33F may include a microphone and a speaker. Theelectronic device with this structure can have an audio input function,for example.

Although not shown, each of the electronic devices illustrated in FIGS.33A, 33B, 33D, 33E, and 33F may include a camera.

Although not illustrated, each of the electronic devices in FIGS. 33A to33F may include a sensor (a sensor having a function of measuring force,displacement, position, speed, acceleration, angular velocity,rotational frequency, distance, light, liquid, magnetism, temperature,chemical substance, sound, time, hardness, electric field, current,voltage, electric power, radiation, flow rate, humidity, gradient,oscillation, odor, or infrared rays) in the housing. In particular, whenthe mobile phone in FIG. 33D is provided with a sensing device thatincludes a sensor for sensing inclination, such as a gyroscope sensor oran acceleration sensor, the orientation of the mobile phone (withrespect to the vertical direction) can be determined to change thedisplay on the screen of the display portion 5502 automatically inaccordance with the orientation of the mobile phone.

Although not illustrated, each of the electronic devices in FIGS. 33A to33F may include a device for obtaining biological information such asfingerprints, veins, iris, or voice prints. The electronic device withthis structure can have a biometric identification function.

A flexible base may be used for the display portion of each of theelectronic devices in FIGS. 33A to 33F. Specifically, the displayportion may have a structure in which a transistor, a capacitor, adisplay element, and the like are provided over a flexible base. Withsuch a structure, in addition to the electronic device having thehousing with a flat surface as illustrated in FIGS. 33A to 33F, anelectronic device having a housing with a curved surface can beachieved.

Note that this embodiment can be combined with any of the otherembodiments in this specification as appropriate.

NOTES ON DESCRIPTION OF THIS SPECIFICATION AND THE LIKE

The following are notes on the structures in the above embodiments.

Notes on One Embodiment of the Present Invention Described inEmbodiments

One embodiment of the present invention can be constituted byappropriately combining the structure described in an embodiment withany of the structures described in the other embodiments. In the casewhere a plurality of structure examples are described in one embodiment,some of the structure examples can be combined as appropriate.

Note that a content (or part thereof) described in one embodiment can beapplied to, combined with, or replaced with another content (or partthereof) described in the same embodiment and/or a content (or partthereof) described in another embodiment or other embodiments.

Note that in each embodiment, a content described in the embodiment is acontent described with reference to a variety of diagrams or a contentdescribed with text disclosed in this specification.

By combining a diagram (or part thereof) described in one embodimentwith another part of the diagram, a different diagram (or part thereof)described in the embodiment, and/or a diagram (or part thereof)described in another embodiment or other embodiments, much more diagramscan be created.

Notes on Ordinal Numbers

In this specification and the like, ordinal numbers such as first,second, and third are used in order to avoid confusion among components.Thus, the terms do not limit the number or order of components. In thisspecification and the like, for example, a “first” component in oneembodiment can be referred to as a “second” component or omitted inother embodiments or claims.

Notes on Description for Drawings

The embodiments are described with reference to the drawings. Note thatthe embodiments can be implemented in many different modes, and it willbe readily appreciated by those skilled in the art that modes anddetails can be changed in various ways without departing from the spiritand scope of the present invention. Thus, the present invention shouldnot be interpreted as being limited to the description of theembodiments. Note that in the structures of the invention described inEmbodiments, the same portions or portions having similar functions aredenoted by the same reference numerals in different drawings, and thedescription of such portions is not repeated.

In this specification and the like, terms for explaining arrangement(e.g., over, above, under, and below) are used for convenience toindicate a positional relation between components with reference todrawings. The positional relation between components is changed asappropriate in accordance with a direction in which the components aredescribed. Therefore, the terms for explaining arrangement are notlimited to those used in the specification and can be changed to otherterms as appropriate depending on the situation.

The term such as “over,” “above, “under,” and “below” does notnecessarily mean that a component is placed directly on or under anddirectly in contact with another component. For example, the expression“electrode B over insulating layer A” does not necessarily mean that theelectrode B is on and in direct contact with the insulating layer A andcan also mean the case where another component is provided between theinsulating layer A and the electrode B.

In the drawings, the size, the layer thickness, or the region isdetermined arbitrarily for description convenience; therefore,embodiments of the present invention are not limited to the illustratedscale. Note that the drawings are schematically shown for clarity, andembodiments of the present invention are not limited to shapes or valuesshown in the drawings. For example, the following can be included:variation in signal, voltage, or current due to noise or difference intiming.

In drawings such as perspective views, some of components might not beillustrated for clarity of the drawings.

In the drawings, the same components, components having similarfunctions, components formed of the same material, or components formedat the same time are sometimes denoted by the same reference numerals,and the description thereof is not repeated in some cases.

Notes on Expressions that can be Rephrased

In this specification and the like, the terms “one of a source and adrain” (or a first electrode or a first terminal) and “the other of thesource and the drain” (or a second electrode or a second terminal) areused to describe the connection relation of a transistor. This isbecause the source and the drain of a transistor are interchangeabledepending on the structure, operation conditions, or the like of thetransistor. Note that the source or the drain of the transistor can alsobe referred to as a source (or drain) terminal, a source (or drain)electrode, or the like as appropriate depending on the situation. Inthis specification and the like, two terminals except a gate aresometimes referred to as a first terminal and a second terminal or as athird terminal and a fourth terminal. In this specification and thelike, a channel formation region refers to a region where a channel isformed by application of a potential to the gate, and the formation ofthis region enables current to flow between the source and the drain.

Functions of a source and a drain are sometimes switched when atransistor of different polarity is employed or when a direction ofcurrent flow is changed in circuit operation, for example. Therefore,the terms “source” and “drain” can be used interchangeably in thisspecification and the like.

In this specification and the like, in the case where a transistor hastwo or more gates (such a structure is sometimes referred to as adual-gate structure), these gates are referred to as a first gate and asecond gate or as a front gate and a backgate in some cases. Inparticular, the term “front gate” can be replaced with a simple term“gate.” The term “backgate” can be replaced with a simple term “gate.”Note that a bottom gate is a terminal that is formed before a channelformation region in manufacture of a transistor, and a top gate is aterminal that is formed after a channel formation region in manufactureof a transistor.

In this specification and the like, the term such as “electrode” or“wiring” does not limit a function of a component. For example, an“electrode” is used as part of a “wiring” in some cases, and vice versa.Moreover, the term “electrode” or “wiring” can also mean a combinationof a plurality of electrodes or wirings formed in an integrated manner.

In this specification and the like, “voltage” and “potential” can bereplaced with each other. The term “voltage” refers to a potentialdifference from a reference potential. When the reference potential is aground potential, for example, “voltage” can be replaced with“potential.” A ground potential does not necessarily mean 0 V.Potentials are relative values, and a potential supplied to a wiring orthe like is sometimes changed depending on the reference potential.

In this specification and the like, the terms “film” and “layer” can beinterchanged with each other depending on the case or circumstances. Forexample, in some cases, the term “conductive film” can be used insteadof “conductive layer,” and the term “insulating layer” can be usedinstead of “insulating film.” Moreover, such terms can be replaced witha word not including the term “film” or “layer” depending on the case orcircumstances. For example, in some cases, the term “conductor” can beused instead of “conductive layer” or “conductive film,” and the term“insulator” can be used instead of “insulating layer” or “insulatingfilm.”

In this specification and the like, the terms “wiring,” “signal line,”“power supply line,” and the like can be replaced with each otherdepending on the case or circumstances. For example, in some cases, theterm “signal line” or “power supply line” can be used instead of“wiring,” and vice versa. In some cases, the term “signal line” can beused instead of “power supply line,” and vice versa. As another example,the term “signal” can be used instead of “potential” that is supplied toa wiring and vice versa, depending on the case or circumstances.

Notes on Definitions of Terms

The following are definitions of the terms mentioned in the aboveembodiments.

<<Impurities in Semiconductor>>

Impurities in a semiconductor refer to, for example, elements other thanthe main components of a semiconductor layer. For instance, an elementwith a concentration of lower than 0.1 atomic % is an impurity. Ifimpurities are contained in a semiconductor, the density of states (DOS)may be formed in the semiconductor, the carrier mobility may bedecreased, or the crystallinity may be decreased, for example. When thesemiconductor is an oxide semiconductor, examples of impurities thatchange characteristics of the semiconductor include Group 1 elements,Group 2 elements, Group 13 elements, Group 14 elements, Group 15elements, and transition metals other than the main components of thesemiconductor. Specific examples are hydrogen (included also in water),lithium, sodium, silicon, boron, phosphorus, carbon, and nitrogen. Whenthe semiconductor is an oxide semiconductor, oxygen vacancies may beformed by entry of impurities such as hydrogen, for instance. When thesemiconductor is silicon, examples of impurities that change thecharacteristics of the semiconductor include oxygen, Group 1 elementsexcept hydrogen, Group 2 elements, Group 13 elements, and Group 15elements.

<<Switch>>

In this specification and the like, a switch is conducting or notconducting (is turned on or off) to determine whether current flowstherethrough or not. Alternatively, a switch has a function of selectingand changing a current path.

For example, an electrical switch or a mechanical switch can be used.That is, a switch is not limited to a certain element and can be anyelement capable of controlling current.

Examples of an electrical switch include a transistor (e.g., a bipolartransistor and a MOS transistor), a diode (e.g., a PN diode, a PINdiode, a Schottky diode, a metal-insulator-metal (MIM) diode, ametal-insulator-semiconductor (MIS) diode, and a diode-connectedtransistor), and a logic circuit in which such elements are combined.

In the case of using a transistor as a switch, the on state of thetransistor refers to a state in which a source electrode and a drainelectrode of the transistor are regarded as being electricallyshort-circuited. The off state of the transistor refers to a state inwhich the source electrode and the drain electrode of the transistor areregarded as being electrically disconnected. In the case where atransistor operates just as a switch, there is no particular limitationon the polarity (conductivity type) of the transistor.

An example of a mechanical switch is a switch using amicroelectromechanical systems (MEMS) technology, such as a digitalmicromirror device (DMD). Such a switch includes an electrode that canbe moved mechanically, and its conduction and non-conduction iscontrolled with movement of the electrode.

<<Connection>>

In this specification and the like, the description “X and Y areconnected” means that X and Y are electrically connected, X and Y arefunctionally connected, and X and Y are directly connected. Accordingly,without being limited to a predetermined connection relation (e.g., aconnection relation shown in drawings and texts), another connectionrelation is regarded as being included in the drawings and the texts.

Here, X and Y each denote an object (e.g., a device, an element, acircuit, a wiring, an electrode, a terminal, a conductive film, or alayer).

For example, in the case where X and Y are electrically connected, atleast element that enables electrical connection between X and Y (e.g.,a switch, a transistor, a capacitor, an inductor, a resistor, a diode, adisplay element, a light-emitting element, or a load) can be connectedbetween X and Y. Note that a switch is controlled to be turned on or offThat is, a switch is conducting or not conducting (is turned on or off)to determine whether current flows therethrough or not.

For example, in the case where X and Y are functionally connected, atleast one circuit that enables functional connection between X and Y(e.g., a logic circuit such as an inverter, a NAND circuit, or a NORcircuit; a signal converter circuit such as a DA converter circuit, anAD converter circuit, or a gamma correction circuit; a potential levelconverter circuit such as a power supply circuit (e.g., a step-upcircuit or a step-down circuit) or a level shifter circuit for changingthe potential level of a signal; a voltage source; a current source; aswitching circuit; an amplifier circuit such as a circuit capable ofincreasing signal amplitude, the amount of current, or the like, anoperational amplifier, a differential amplifier circuit, a sourcefollower circuit, or a buffer circuit; a signal generator circuit; amemory circuit; and/or a control circuit) can be connected between X andY. For instance, even if another circuit is provided between X and Y, Xand Y are regarded as being functionally connected when a signal outputfrom X is transmitted to Y.

Note that an explicit description “X and Y are electrically connected”means that X and Y are electrically connected (i.e., X and Y areconnected with another element or circuit provided therebetween), X andY are functionally connected (i.e., X and Y are functionally connectedwith another circuit provided therebetween), and X and Y are directlyconnected (i.e., X and Y are connected without another element orcircuit provided therebetween). That is, the term “electricallyconnected” is substantially the same as the term “connected.”

For example, any of the following expressions can be used for the casewhere a source (or a first terminal or the like) of a transistor iselectrically connected to X through (or not through) Z1 and a drain (ora second terminal or the like) of the transistor is electricallyconnected to Y through (or not through) Z2, or the case where a source(or a first terminal or the like) of a transistor is directly connectedto one part of Z1 and another part of Z1 is directly connected to Xwhile a drain (or a second terminal or the like) of the transistor isdirectly connected to one part of Z2 and another part of Z2 is directlyconnected to Y.

Examples of the expressions include “X, Y, and a source (or a firstterminal or the like) and a drain (or a second terminal or the like) ofa transistor are electrically connected to each other, and X, the source(or the first terminal or the like) of the transistor, the drain (or thesecond terminal or the like) of the transistor, and Y are electricallyconnected in this order,” “a source (or a first terminal or the like) ofa transistor is electrically connected to X, a drain (or a secondterminal or the like) of the transistor is electrically connected to Y,and X, the source (or the first terminal or the like) of the transistor,the drain (or the second terminal or the like) of the transistor, and Yare electrically connected in this order,” and “X is electricallyconnected to Y through a source (or a first terminal or the like) and adrain (or a second terminal or the like) of a transistor, and X, thesource (or the first terminal or the like) of the transistor, the drain(or the second terminal or the like) of the transistor, and Y areprovided to be connected in this order.” When the connection order in acircuit configuration is defined by an expression similar to the aboveexamples, a source (or a first terminal or the like) and a drain (or asecond terminal or the like) of a transistor can be distinguished fromeach other to specify the technical scope. Note that the aboveexpressions are examples, and there is no limitation on the expressions.Here, X, Y, Z1, and Z2 each denote an object (e.g., a device, anelement, a circuit, a wiring, an electrode, a terminal, a conductivefilm, or a layer).

Even when a circuit diagram shows that independent components areelectrically connected to each other, one component sometimes hasfunctions of a plurality of components. For example, when part of awiring also functions as an electrode, one conductive film functions asthe wiring and the electrode. Thus, the term “electrical connection” inthis specification also means such a case where one conductive film hasfunctions of a plurality of components.

<<Parallel and Perpendicular>>

In this specification, the term “parallel” indicates that the angleformed between two straight lines ranges from −10° to 10°, andaccordingly also includes the case where the angle ranges from −5° to5°. The term “substantially parallel” indicates that the angle formedbetween two straight lines ranges from −30° to 30°. The term“perpendicular” indicates that the angle formed between two straightlines ranges from 80° to 100°, and accordingly also includes the casewhere the angle ranges from 85° to 95°. The term “substantiallyperpendicular” indicates that the angle formed between two straightlines ranges from 60° to 120°.

This application is based on Japanese Patent Application Serial No.2017-124314 filed with Japan Patent Office on Jun. 26, 2017, the entirecontents of which are hereby incorporated by reference.

What is claimed is:
 1. A semiconductor device comprising: a firstsemiconductor and a first insulator having a region surrounding thefirst semiconductor; a second semiconductor having a region surroundingthe first insulator; a second insulator having a region surrounding thesecond semiconductor; a first conductor and a second conductor eachhaving a region surrounding the second insulator; and a third insulatorbetween the first conductor and the second conductor.
 2. Thesemiconductor device according to claim 1, wherein each of the firstsemiconductor and the second semiconductor includes a metal oxide. 3.The semiconductor device according to claim 1, wherein each of the firstsemiconductor and the second semiconductor includes silicon.
 4. Thesemiconductor device according to claim 1, wherein the first conductorfunctions as a rewrite word line.
 5. The semiconductor device accordingto claim 1, wherein the second conductor functions as a read word line.6. A semiconductor device comprising: a first semiconductor and a firstinsulator having a region surrounding the first semiconductor; a secondsemiconductor having a region surrounding the first insulator; a secondinsulator having a region surrounding the second semiconductor; a firstconductor and a second conductor each having a region surrounding thesecond insulator; and a third insulator between the first conductor andthe second conductor, wherein a width of the second conductor is largerthan a width of the first conductor.
 7. The semiconductor deviceaccording to claim 6, wherein each of the first semiconductor and thesecond semiconductor includes a metal oxide.
 8. The semiconductor deviceaccording to claim 6, wherein each of the first semiconductor and thesecond semiconductor includes silicon.
 9. The semiconductor deviceaccording to claim 6, wherein the first conductor functions as a rewriteword line.
 10. The semiconductor device according to claim 6, whereinthe second conductor functions as a read word line.